{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T20:21:46Z","timestamp":1740169306360,"version":"3.37.3"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2021]]},"DOI":"10.1109\/access.2021.3130954","type":"journal-article","created":{"date-parts":[[2021,11,25]],"date-time":"2021-11-25T20:26:49Z","timestamp":1637872009000},"page":"160186-160194","source":"Crossref","is-referenced-by-count":2,"title":["An FPGA Compliant Single-Rail Encoded Asynchronous Pipeline"],"prefix":"10.1109","volume":"9","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8289-1729","authenticated-orcid":false,"given":"Adnan","family":"Ghafoor","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Muhammad Waqar","family":"Mughal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arbab A.","family":"Khan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1088\/1742-6596\/1754\/1\/012131"},{"key":"ref31","first-page":"106","article-title":"A review of clock gating techniques","volume":"1","author":"kathuria","year":"2011","journal-title":"MIT International Journal of Electronics and Communication Engineering"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2911098"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2018.5040"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2019.102955"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-020-01602-3"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2019.01.013"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/63526.63532"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.898732"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2001.914068"},{"article-title":"Self-timed rings and their application to division","year":"1991","author":"williams","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.902206"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1049\/el:19901181"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-99322-5_4"},{"article-title":"Speedster FPGA family","year":"2008","author":"brief","key":"ref4"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/5.740016"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1049\/iet-ifs.2018.5439"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2018.0058"},{"key":"ref29","article-title":"Computer organization and design: The hardware\/software","author":"patterson","year":"2004","journal-title":"Computer Organization and Design The Hardware\/Software Interface"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-13-0824-6_1"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2876856"},{"journal-title":"Principles asynchronous circuit design","year":"2002","author":"spars","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2903126"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2413759"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1587\/elex.14.20171165"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/BF02108186"},{"key":"ref22","first-page":"1116","article-title":"Current sensing completion detection in single-rail asynchronous systems","volume":"33","author":"nagy","year":"2014","journal-title":"Inform Comput"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2010.0300"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2007.46"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCTCT.2018.8551112"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3100524"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2014.6820272"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9312710\/09627687.pdf?arnumber=9627687","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,7]],"date-time":"2022-02-07T21:07:23Z","timestamp":1644268043000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9627687\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/access.2021.3130954","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2021]]}}}