{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,14]],"date-time":"2026-03-14T21:30:22Z","timestamp":1773523822234,"version":"3.50.1"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100001863","name":"New Energy and Industrial Technology Development Organization","doi-asserted-by":"publisher","award":["JPNP16007"],"award-info":[{"award-number":["JPNP16007"]}],"id":[{"id":"10.13039\/501100001863","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2021]]},"DOI":"10.1109\/access.2021.3134256","type":"journal-article","created":{"date-parts":[[2021,12,9]],"date-time":"2021-12-09T21:06:13Z","timestamp":1639083973000},"page":"164597-164612","source":"Crossref","is-referenced-by-count":17,"title":["A Real-Time Cache Side-Channel Attack Detection System on RISC-V Out-of-Order Processor"],"prefix":"10.1109","volume":"9","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9052-4796","authenticated-orcid":false,"given":"Anh-Tien","family":"Le","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4078-0836","authenticated-orcid":false,"given":"Trong-Thuc","family":"Hoang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8761-6398","authenticated-orcid":false,"given":"Ba-Anh","family":"Dao","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3339-7177","authenticated-orcid":false,"given":"Akira","family":"Tsukamoto","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0912-0087","authenticated-orcid":false,"given":"Kuniyasu","family":"Suzaki","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5255-4919","authenticated-orcid":false,"given":"Cong-Kha","family":"Pham","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2841987"},{"key":"ref31","author":"waterman","year":"2016","journal-title":"The RISC-V instruction set manual volume II privileged architecture version 1 9"},{"key":"ref30","author":"carruth","year":"2019","journal-title":"Speculative load hardening"},{"key":"ref36","author":"yadav","year":"2020","journal-title":"SPECTRE ATTACK Variant 1 on Images"},{"key":"ref35","article-title":"MeltdownPrime and SpectrePrime: Automatically-synthesized attacks exploiting invalidation-based coherence protocols","author":"trippel","year":"2018","journal-title":"arXiv 1802 03802"},{"key":"ref34","article-title":"Exploring coremark a benchmark maximizing simplicity and efficacy","author":"gal-on","year":"2012"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/EuroSPW51379.2020.00101"},{"key":"ref11","article-title":"Sonicboom: The 3rd generation Berkeley out-of-order machine","author":"zhao","year":"2020","journal-title":"Proc 4th Workshop Comput Archit Res (RISC-V) Virtual Workshop"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317914"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00033"},{"key":"ref14","author":"alam","year":"2017","journal-title":"Performance counters to rescue A machine learning based safeguard against micro-architectural side-channel-attacks"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-45719-2_6"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IVSW.2019.8854399"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474374"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/j.asoc.2016.09.014"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3214292.3214293"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9180551"},{"key":"ref4","first-page":"249","article-title":"A systematic evaluation of transient execution attacks and defenses","author":"canella","year":"2019","journal-title":"Proc 28th USENIX Secur Symp (USENIX Security)"},{"key":"ref27","article-title":"Tee boot procedure with crypto-accelerators in RISC-V processors","author":"duran","year":"2020","journal-title":"Proc 4th Workshop Comput Archit Res (RISC-V) Virtual Workshop"},{"key":"ref3","first-page":"973","article-title":"Meltdown: Reading kernel memory from user space","author":"lipp","year":"2018","journal-title":"Proc 27th USENIX Conf Secur Symp"},{"key":"ref6","first-page":"1","article-title":"Experiment on replication of side channel attack via cache of RISC-V Berkeley out-of-order machine (BOOM) implemented on FPGA","author":"le","year":"2020","journal-title":"Proc 4th Workshop Comput Architecture Res RISC-V"},{"key":"ref29","year":"2018","journal-title":"Intel analysis of speculative execution side channels"},{"key":"ref5","article-title":"Truspy: Cache side-channel information leakage from the secure world on arm devices","author":"zhang","year":"2016"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1155\/2021\/5559552"},{"key":"ref7","article-title":"Replicating and mitigating spectre attacks on a open source RISC-V microarchitecture","author":"gonzalez","year":"2019","journal-title":"Proc 3rd Workshop Comput Archit Res (RISC-V)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00002"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317903"},{"key":"ref1","first-page":"475","author":"ac?\u00e7mez","year":"2009","journal-title":"Microarchitectural Attacks Countermeasures"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FMEC.2018.8364038"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3082471"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICTC46691.2019.8939797"},{"key":"ref24","article-title":"The Berkeley out-of-order machine (BOOM): An industry-competitive, synthesizable, parameterized RISC-V processor","author":"asanovi?","year":"2015"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/SysCon48628.2021.9447078"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317877"},{"key":"ref25","first-page":"719","article-title":"FLUSHRELOAD: A high resolution, low noise, L3 cache side-channel attack","author":"yarom","year":"2014","journal-title":"Proc Usenix Secur Symp"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9312710\/09645559.pdf?arnumber=9645559","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T20:53:57Z","timestamp":1649105637000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9645559\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"references-count":36,"URL":"https:\/\/doi.org\/10.1109\/access.2021.3134256","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021]]}}}