{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,11]],"date-time":"2026-06-11T16:29:37Z","timestamp":1781195377358,"version":"3.54.1"},"reference-count":225,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/100012818","name":"Comunidad de Madrid Government \u2018\u2018Nuevas T\u00e9cnicas de Desarrollo de Software de Tiempo Real Embarcado Para Plataformas. MPSoC de Pr\u00f3xima Generaci\u00f3n\u2019\u2019","doi-asserted-by":"publisher","award":["IND2019\/TIC-17261"],"award-info":[{"award-number":["IND2019\/TIC-17261"]}],"id":[{"id":"10.13039\/100012818","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2022]]},"DOI":"10.1109\/access.2022.3151891","type":"journal-article","created":{"date-parts":[[2022,2,15]],"date-time":"2022-02-15T20:43:44Z","timestamp":1644957824000},"page":"21853-21882","source":"Crossref","is-referenced-by-count":38,"title":["A Survey of Techniques for Reducing Interference in Real-Time Applications on Multicore Platforms"],"prefix":"10.1109","volume":"10","author":[{"given":"Tamara","family":"Lugo","sequence":"first","affiliation":[{"name":"Computer Science and Engineering Department, University Carlos III of Madrid, Leganés, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Santiago","family":"Lozano","sequence":"additional","affiliation":[{"name":"SENER Aeroespacial, Tres Cantos, Madrid, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8539-5491","authenticated-orcid":false,"given":"Javier","family":"Fernandez","sequence":"additional","affiliation":[{"name":"Computer Science and Engineering Department, University Carlos III of Madrid, Leganés, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1413-4793","authenticated-orcid":false,"given":"Jesus","family":"Carretero","sequence":"additional","affiliation":[{"name":"Computer Science and Engineering Department, University Carlos III of Madrid, Leganés, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1347375.1347389"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2014.16"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/508352.508353"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-2410-9_2"},{"key":"ref5","first-page":"579","article-title":"A new approach for distributed computing in avionics systems","volume":"3","author":"S\u00e1nchez-Puebla","year":"2003","journal-title":"ISICT"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.78"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SIES.2013.6601469"},{"key":"ref8","first-page":"1","article-title":"Understanding shared memory bank access interference in multi-core avionics","volume-title":"Proc. 16th Int. Workshop Worst-Case Execution Time Anal. (WCET)","author":"L\u00f6fwenmark"},{"issue":"8","key":"ref9","first-page":"39","article-title":"The impact of interference due to resource contention in multicore platform for safety-critical avionics systems","volume":"2","author":"Nagalakshmi","year":"2016","journal-title":"Int. J. Res. Eng. Appl. Manage."},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2014.20"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/12.689649"},{"key":"ref12","first-page":"1","article-title":"Write-back caches in WCET analysis","volume-title":"Proc. 29th Euromicro Conf. Real-Time Syst. (ECRTS)","author":"Bla\u00df"},{"key":"ref13","first-page":"1","article-title":"HWP: Hardware support to reconcile cache energy, complexity, performance and WCET estimates in multicore real-time systems","volume-title":"Proc. 30th Euromicro Conf. Real-Time Syst. (ECRTS)","author":"Benedicte"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/774789.774805"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750411"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3178442.3178444"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2830555"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2016.7461321"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-019-09340-0"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364510"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116460"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-016-9248-1"},{"key":"ref23","first-page":"1","article-title":"Multicore in real-time systems\u2013temporal isolation challenges due to shared resources","volume-title":"Proc. 16th Design, Autom. Test Eur. Conf. Exhib.","author":"Kotaba"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/342001.339668"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DASC.2018.8569651"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2857379"},{"key":"ref27","first-page":"85","article-title":"Towards multicore WCET analysis","volume-title":"Proc. 17th Int. Workshop Worst-Case Execution Time Anal. (WCET)","author":"Wegener"},{"key":"ref28","first-page":"1","article-title":"Studying co-running avionic real-time applications on multi-core COTS architectures","volume-title":"Proc. Embedded Real Time Softw. Syst. (ERTS)","author":"Bin"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS48715.2020.000-6"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3323212"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICIT.2018.8352429"},{"key":"ref32","first-page":"1","article-title":"Holistic multi-resource allocation for multicore real-time virtualization","volume-title":"Proc. 56th Annu. Design Autom. Conf.","author":"Xu"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2015.7108454"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-015-9235-y"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001193"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS48715.2020.00011"},{"key":"ref37","first-page":"153","article-title":"Implementation of memory centric scheduling for COTS multi-core real-time systems","volume-title":"Proc. 31st Euromicro Conf. Real-Time Syst. (ECRTS)","author":"Rivas"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/DASC43569.2019.9081704"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.3390\/app10072464"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116265"},{"key":"ref41","first-page":"1","article-title":"Modeling and analysis of bus contention for hardware accelerators in FPGA SOcS","volume-title":"Proc. 32nd Euromicro Conf. Real-Time Syst. (ECRTS)","author":"Restuccia"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-019-03135-7"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2017.8046313"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/3126496"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2015.20"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/DASC43569.2019.9081787"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2974224"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS48715.2020.00-19"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/3372799.3394367"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/LOCS.2020.3013660"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/3030207.3030233"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/3341105.3374014"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2614669"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2889985"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1145\/3320271"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1088\/1742-6596\/1673\/1\/012002"},{"key":"ref57","article-title":"PAStime: Progress-aware scheduling for time-critical computing","author":"Sinha","year":"2019","journal-title":"arXiv:1908.06211"},{"key":"ref58","first-page":"1","article-title":"Fixed-priority memory-centric scheduler for COTS-based multiprocessors","volume-title":"Proc. 32nd Euromicro Conf. Real-Time Syst. (ECRTS)","author":"Schw\u00e4ricke"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1145\/1735971.1736036"},{"key":"ref60","first-page":"374","article-title":"Reducing memory interference in multicore systems via application-aware memory channel partitioning","volume-title":"Proc. 44th Annu. IEEE\/ACM Int. Symp. Microarchitecture (MICRO)","author":"Muralidhara"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.51"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1145\/1735971.1736058"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2015.23"},{"key":"ref64","first-page":"1","article-title":"WCET derivation under single core equivalence with explicit memory budget assignment","volume-title":"Proc. 29th Euromicro Conf. Real-Time Syst. (ECRTS)","author":"Mancuso"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6925999"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1145\/3167132.3167196"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2021.102188"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2016.26"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2018.8618555"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2015.7108452"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6925998"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS48715.2020.000-3"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116460"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-019-09338-8"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2015.13"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2017.12"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1145\/3158208"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-15672-4_28"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1145\/138873.138876"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2013.6629312"},{"key":"ref81","first-page":"367","article-title":"A software memory partition approach for eliminating bank-level interference in multicore systems","volume-title":"Proc. 21st Int. Conf. Parallel Archit. Compilation Techn. (PACT)","author":"Liu"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-015-1015-3"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1109\/PADSW.2014.7097922"},{"key":"ref84","doi-asserted-by":"publisher","DOI":"10.1109\/DCABES.2015.67"},{"key":"ref85","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.51"},{"key":"ref86","doi-asserted-by":"publisher","DOI":"10.1109\/FIT47737.2019.00067"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-011-9114-0"},{"key":"ref88","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2013.6531079"},{"key":"ref89","doi-asserted-by":"publisher","DOI":"10.1145\/3062394"},{"key":"ref90","volume-title":"Improving Real-Time Performance by Utilizing Cache Allocation Technology","year":"2015"},{"key":"ref91","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2017.15"},{"key":"ref92","first-page":"49","article-title":"Minimizing the unpredictability that real-time tasks suffer due to inter-core cache interference","author":"Satka","year":"2020"},{"key":"ref93","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-96983-1_43"},{"key":"ref94","first-page":"1","article-title":"Efficient way-based cache partitioning for low-associativity cache","volume":"61","author":"Lee","year":"2016","journal-title":"IEICE Proc. Ser."},{"key":"ref95","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2017.2713778"},{"key":"ref96","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00019"},{"key":"ref97","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2019.00103"},{"key":"ref98","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-019-02891-w"},{"key":"ref99","doi-asserted-by":"publisher","DOI":"10.1109\/CSE.2013.106"},{"key":"ref100","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-017-9272-9"},{"key":"ref101","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628104"},{"key":"ref102","doi-asserted-by":"publisher","DOI":"10.1145\/3018113"},{"key":"ref103","doi-asserted-by":"publisher","DOI":"10.1145\/2968478.2968480"},{"key":"ref104","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2939859"},{"key":"ref105","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2968066"},{"key":"ref106","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2019.00009"},{"key":"ref107","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2015.7108391"},{"key":"ref108","article-title":"A WCET-aware cache coloring technique for reducing interference in real-time systems","author":"Bouquillon","year":"2019","journal-title":"arXiv:1903.09310"},{"key":"ref109","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.65"},{"key":"ref110","doi-asserted-by":"publisher","DOI":"10.1109\/IECON.2019.8926758"},{"key":"ref111","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-017-9280-9"},{"key":"ref112","doi-asserted-by":"publisher","DOI":"10.1145\/3358196"},{"key":"ref113","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3038170"},{"key":"ref114","doi-asserted-by":"publisher","DOI":"10.1145\/1121788.1121799"},{"key":"ref115","first-page":"300","article-title":"Exploring locking & partitioning for predictable shared caches on multi-cores","volume-title":"Proc. 45th Annu. Conf. Design Autom. (DAC)","author":"Suhendra"},{"key":"ref116","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2013.26"},{"key":"ref117","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2012.24"},{"key":"ref118","doi-asserted-by":"publisher","DOI":"10.1109\/CIT.2010.320"},{"key":"ref119","doi-asserted-by":"publisher","DOI":"10.1016\/j.ejor.2016.11.042"},{"key":"ref120","doi-asserted-by":"publisher","DOI":"10.1145\/285930.285979"},{"key":"ref121","first-page":"1","article-title":"Cache analysis vs static cache locking for schedulability analysis in multitasking real-time systems","volume-title":"Proc. WCET","author":"Puaut"},{"key":"ref122","doi-asserted-by":"publisher","DOI":"10.1145\/2858792"},{"key":"ref123","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2010.02.002"},{"key":"ref124","doi-asserted-by":"publisher","DOI":"10.1145\/1967677.1967696"},{"key":"ref125","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2013.6531078"},{"key":"ref126","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2012.27"},{"key":"ref127","doi-asserted-by":"publisher","DOI":"10.1145\/2638557"},{"key":"ref128","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3037747"},{"key":"ref129","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2017.13"},{"key":"ref130","first-page":"17","article-title":"Cache coherence protocols in multi-processor","volume-title":"Proc. Int. Conf. Comput. Sci. Inf. Syst. (ICSIS)","author":"Saparon"},{"key":"ref131","doi-asserted-by":"publisher","DOI":"10.1145\/2209249.2209269"},{"key":"ref132","doi-asserted-by":"publisher","DOI":"10.1109\/2.55497"},{"key":"ref133","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS46320.2019.00045"},{"key":"ref134","doi-asserted-by":"publisher","DOI":"10.1109\/DASC.2010.5655461"},{"key":"ref135","first-page":"1","article-title":"Discriminative coherence: Balancing performance and latency bounds in data-sharing multi-core real-time systems","volume-title":"Proc. 32nd Euromicro Conf. Real-Time Syst. (ECRTS)","author":"Hassan"},{"key":"ref136","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-016-0443-4"},{"key":"ref137","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2009.5161016"},{"key":"ref138","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2010.5470416"},{"key":"ref139","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657056"},{"key":"ref140","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.38"},{"key":"ref141","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"ref142","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10017"},{"key":"ref143","doi-asserted-by":"publisher","DOI":"10.1145\/1353536.1346299"},{"key":"ref144","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006246"},{"key":"ref145","first-page":"2","article-title":"Architectural support for operating system-driven CMP cache management","volume-title":"Proc. 15th Int. Conf. Parallel Archit. Compilation Techn. (PACT)","author":"Rafique"},{"key":"ref146","first-page":"26","article-title":"Managing shared L2 caches on multicore systems in software","volume-title":"Proc. Workshop Interact. Between Operating Syst. Comput. Archit.","author":"Tam"},{"key":"ref147","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658653"},{"key":"ref148","doi-asserted-by":"publisher","DOI":"10.1145\/1519065.1519076"},{"key":"ref149","doi-asserted-by":"publisher","DOI":"10.1145\/1629335.1629369"},{"key":"ref150","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2013.19"},{"key":"ref151","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815971"},{"key":"ref152","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.277"},{"key":"ref153","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194573"},{"key":"ref154","doi-asserted-by":"publisher","DOI":"10.34218\/IJCET.10.2.2019.023"},{"key":"ref155","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.43"},{"key":"ref156","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2019.05.002"},{"key":"ref157","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2425889"},{"key":"ref158","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2640961"},{"key":"ref159","first-page":"39","article-title":"Contention-aware dynamic memory bandwidth isolation with predictability in COTS multicores: An avionics case study","volume-title":"Proc. 29th Euromicro Conf. Real-Time Syst. (ECRTS)","author":"Agrawal"},{"key":"ref160","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2018.00040"},{"key":"ref161","doi-asserted-by":"publisher","DOI":"10.1145\/3019611"},{"key":"ref162","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2014.37"},{"key":"ref163","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2500572"},{"key":"ref164","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2011.33"},{"key":"ref165","doi-asserted-by":"publisher","DOI":"10.1145\/3273905.3273907"},{"key":"ref166","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS52030.2021.00024"},{"issue":"2","key":"ref167","first-page":"01","article-title":"From dataflow specification to multiprocessor partitioned time-triggered real-time implementation","volume":"2","author":"Carle","year":"2015","journal-title":"Leibniz Trans. Embedded Syst."},{"key":"ref168","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2016.7461363"},{"key":"ref169","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2010.24"},{"key":"ref170","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-015-9229-9"},{"key":"ref171","first-page":"1","article-title":"Bus-aware static instruction SPM allocation for multicore hard real-time systems","volume-title":"Proc. 29th Euromicro Conf. Real-Time Syst. (ECRTS)","author":"Oehlert"},{"key":"ref172","first-page":"1","article-title":"Predictable flight management system implementation on a multicore processor","volume-title":"Proc. Embedded Real Time Softw. (ERTS)","author":"Durrieu"},{"key":"ref173","first-page":"1","article-title":"Dynamic arbitration of memory requests with TDM-like guarantees","volume-title":"Proc. Int. Workshop Compositional Theory Technol. Real-Time Embedded Syst. (CRTS)","author":"Hebbache"},{"key":"ref174","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2018.00059"},{"key":"ref175","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2016.26"},{"key":"ref176","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2016.019"},{"key":"ref177","first-page":"1","article-title":"Semi-partitioned scheduling of dynamic real-time workload: A practical approach based on analysis-driven load balancing","volume-title":"Proc. 29th Euromicro Conf. Real-Time Syst. (ECRTS)","author":"Casini"},{"key":"ref178","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-011-9126-9"},{"key":"ref179","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715111"},{"key":"ref180","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS49844.2020.00038"},{"key":"ref181","article-title":"Schedulability analysis of real-time systems with uncertain worst-case execution times","author":"Lee","year":"2020","journal-title":"arXiv:2007.10490"},{"key":"ref182","doi-asserted-by":"publisher","DOI":"10.1145\/1978802.1978814"},{"key":"ref183","first-page":"1","article-title":"Edf and RM multiprocessor scheduling algorithms: Survey and performance evaluation","volume":"2508","author":"Zapata","year":"2002","journal-title":"Seccion de Computacion Av. IPN"},{"key":"ref184","doi-asserted-by":"publisher","DOI":"10.1145\/321738.321743"},{"key":"ref185","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-010-9106-5"},{"key":"ref186","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2007.31"},{"key":"ref187","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-015-9226-z"},{"key":"ref188","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2704083"},{"key":"ref189","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2020.2966681"},{"key":"ref190","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2018.2806443"},{"key":"ref191","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3120326"},{"key":"ref192","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2018.12.006"},{"key":"ref193","doi-asserted-by":"publisher","DOI":"10.1145\/3167132.3167195"},{"key":"ref194","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3022847"},{"key":"ref195","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2988282"},{"key":"ref196","doi-asserted-by":"publisher","DOI":"10.1016\/j.jss.2019.04.067"},{"key":"ref197","doi-asserted-by":"publisher","DOI":"10.23940\/ijpe.17.06.p1.785795"},{"key":"ref198","doi-asserted-by":"publisher","DOI":"10.1109\/HPCC\/SmartCity\/DSS.2018.00117"},{"key":"ref199","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-011-9130-0"},{"key":"ref200","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-013-9191-3"},{"key":"ref201","doi-asserted-by":"publisher","DOI":"10.1109\/SMC.2018.00337"},{"key":"ref202","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2015.19"},{"key":"ref203","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116409"},{"key":"ref204","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.2004.20"},{"key":"ref205","doi-asserted-by":"publisher","DOI":"10.1109\/ISED.2018.8704123"},{"key":"ref206","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-017-2076-9"},{"key":"ref207","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-020-03145-w"},{"key":"ref208","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2017.00027"},{"key":"ref209","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898046"},{"key":"ref210","doi-asserted-by":"publisher","DOI":"10.1145\/2997465.2997472"},{"key":"ref211","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC.2019.00058"},{"key":"ref212","first-page":"1","article-title":"Analysis of memory-contention in heterogeneous COTS MPSoCs","volume-title":"Proc. 32nd Euromicro Conf. Real-Time Syst. (ECRTS)","author":"Hassan"},{"key":"ref213","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS48715.2020.00-10"},{"key":"ref214","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2425874"},{"key":"ref215","doi-asserted-by":"publisher","DOI":"10.1145\/2847255"},{"key":"ref216","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2016.7461322"},{"key":"ref217","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2017.00026"},{"key":"ref218","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-017-9285-4"},{"key":"ref219","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-019-09333-z"},{"key":"ref220","doi-asserted-by":"publisher","DOI":"10.1145\/3399413"},{"key":"ref221","first-page":"181","article-title":"Conservative modeling of shared resource contention for dependent tasks in partitioned multi-core systems","volume-title":"Proc. Design, Autom. Test Eur. Conf. Exhib. (DATE)","author":"Choi"},{"key":"ref222","doi-asserted-by":"publisher","DOI":"10.1145\/2834848.2834862"},{"key":"ref223","doi-asserted-by":"publisher","DOI":"10.1016\/j.scico.2015.10.003"},{"key":"ref224","doi-asserted-by":"publisher","DOI":"10.1145\/3203407"},{"key":"ref225","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2021.102223"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9668973\/09714355.pdf?arnumber=9714355","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,17]],"date-time":"2024-01-17T23:13:45Z","timestamp":1705533225000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9714355\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"references-count":225,"URL":"https:\/\/doi.org\/10.1109\/access.2022.3151891","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022]]}}}