{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T21:39:53Z","timestamp":1767908393687,"version":"3.49.0"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2022]]},"DOI":"10.1109\/access.2022.3151966","type":"journal-article","created":{"date-parts":[[2022,2,15]],"date-time":"2022-02-15T20:43:44Z","timestamp":1644957824000},"page":"22288-22300","source":"Crossref","is-referenced-by-count":9,"title":["Compact PUF Design With Systematic Biases Mitigation on Xilinx FPGAs"],"prefix":"10.1109","volume":"10","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7367-6309","authenticated-orcid":false,"given":"Yangpingqing","family":"Hu","sequence":"first","affiliation":[{"name":"Electrical Engineering and Computer Science Department, University of Wisconsin-Milwaukee, Milwaukee, WI, USA"}]},{"given":"Yuqiu","family":"Jiang","sequence":"additional","affiliation":[{"name":"Electrical Engineering and Computer Science Department, University of Wisconsin-Milwaukee, Milwaukee, WI, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0468-1088","authenticated-orcid":false,"given":"Weizhong","family":"Wang","sequence":"additional","affiliation":[{"name":"Electrical Engineering and Computer Science Department, University of Wisconsin-Milwaukee, Milwaukee, WI, USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2011.2165540"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2013.79"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2015.21"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2016.2598739"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2014.361"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168574"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-1362-2_11"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2320516"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/586110.586132"},{"key":"ref10","first-page":"9","article-title":"Physical unclonable functions for device authentication and secret key generation","volume-title":"Proc. 44th ACM\/IEEE Design Autom. Conf.","author":"Suh"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14452-3_3"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2010.5513108"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.859470"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272361"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1049\/el.2019.0451"},{"key":"ref16","first-page":"250","volume-title":"Vivado Design Suite 7 Series FPGA Libraries Guide","year":"2012"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2018.00096"},{"key":"ref18","first-page":"1","article-title":"Using different LUT paths to increase area efficiency of RO-PUFs on Altera FPGAs","volume-title":"Proc. TRUDEVICE Workshop","author":"Feiten"},{"key":"ref19","first-page":"29","volume-title":"Cyclone IV Device Handbook","volume":"1","year":"2009"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1866307.1866335"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2016.7541835"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-68773-1_14"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2012.22"},{"key":"ref24","volume-title":"On Metrics to Quantify the Inter-Device Uniqueness of PUFs","author":"Feiten","year":"2016"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2018.2791341"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2943686"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3028508"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2759731"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/WIFS.2010.5711471"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2017.7"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1873548.1873557"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2012.6341361"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927077"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2011.5981324"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3049543"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9668973\/09714297.pdf?arnumber=9714297","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,17]],"date-time":"2024-01-17T23:15:57Z","timestamp":1705533357000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9714297\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/access.2022.3151966","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022]]}}}