{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,26]],"date-time":"2026-03-26T14:51:27Z","timestamp":1774536687385,"version":"3.50.1"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2022]]},"DOI":"10.1109\/access.2022.3162929","type":"journal-article","created":{"date-parts":[[2022,3,28]],"date-time":"2022-03-28T20:51:04Z","timestamp":1648500664000},"page":"35120-35130","source":"Crossref","is-referenced-by-count":11,"title":["A Geometrical Optimization Rule of the Synaptic Pass-Transistor for a Low Power Analog Accelerator"],"prefix":"10.1109","volume":"10","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4713-7579","authenticated-orcid":false,"given":"Danyoung","family":"Cha","sequence":"first","affiliation":[{"name":"Department of Electronics Engineering, Pusan National University, Pusan, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6477-3032","authenticated-orcid":false,"given":"Yeonsu","family":"Kang","sequence":"additional","affiliation":[{"name":"Department of Electronics Engineering, Pusan National University, Pusan, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Soobin","family":"Lee","sequence":"additional","affiliation":[{"name":"Department of Electronics Engineering, Pusan National University, Pusan, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5523-8476","authenticated-orcid":false,"given":"Sungsik","family":"Lee","sequence":"additional","affiliation":[{"name":"Department of Electronics Engineering, Pusan National University, Pusan, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1021\/nl904092h"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201203116"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1021\/nl203687n"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1038\/ncomms3676"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1002\/adfm.200901335"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201604310"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2019.2929240"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1002\/admt.201800589"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2985839"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1002\/smll.201901423"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1021\/acs.nanolett.9b05271"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2147791"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1063\/1.4749411"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD46524.2019.00077"},{"key":"ref15","first-page":"1","article-title":"TeraPHY: A high-density electronic-photonic chiplet for optical I\/O from a multi-chip module","volume-title":"Proc. Opt. Fiber Commun. Conf. (OFC)","author":"Meade"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1002\/aelm.201800852"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1002\/adfm.201910151"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1002\/aelm.201901342"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6641\/aa6c86"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1002\/adfm.201103148"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2017.2722463"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1002\/adfm.202002506"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.57.04FE07"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6641\/aa6c86"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2020.3047963"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1126\/science.aah5035"},{"key":"ref27","volume-title":"Engineering Circuit Analysis","author":"Hayt","year":"1978"},{"key":"ref28","volume-title":"CrossSim","author":"Agarwal","year":"2018"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2016.7727298"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1016\/j.procs.2015.09.156"},{"key":"ref31","volume-title":"Design of Analog CMOS Integrated Circuits","author":"Razavi","year":"2002"},{"key":"ref32","volume-title":"The MNIST Database of Handwritten Digits","author":"LeCun","year":"1998"},{"key":"ref33","article-title":"Towards the first adversarially robust neural network model on MNIST","author":"Schott","year":"2018","journal-title":"arXiv:1805.09190"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ICRC.2017.8123657"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2009.2015682"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/APARM49247.2020.9209497"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9668973\/09743929.pdf?arnumber=9743929","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,18]],"date-time":"2024-01-18T00:41:01Z","timestamp":1705538461000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9743929\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"references-count":36,"URL":"https:\/\/doi.org\/10.1109\/access.2022.3162929","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022]]}}}