{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,12]],"date-time":"2026-07-12T04:16:38Z","timestamp":1783829798771,"version":"3.55.0"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea (NRF) grant funded by the Korea government","doi-asserted-by":"publisher","award":["2021R1G1A1092738"],"award-info":[{"award-number":["2021R1G1A1092738"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002643","name":"Research Resettlement Fund for the New Faculty of Kwangwoon University, in 2021","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002643","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2022]]},"DOI":"10.1109\/access.2022.3164742","type":"journal-article","created":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T20:40:26Z","timestamp":1649104826000},"page":"37446-37456","source":"Crossref","is-referenced-by-count":5,"title":["Design and Comparative Study of Voltage Regulation-Based 2-Tap Flexible Feed-Forward Equalizer for Voltage-Mode Transmitters"],"prefix":"10.1109","volume":"10","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6354-5612","authenticated-orcid":false,"given":"Joo-Hyung","family":"Chae","sequence":"first","affiliation":[{"name":"Department of Electronics and Communications Engineering, Kwangwoon University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0472-0542","authenticated-orcid":false,"given":"Yong-Un","family":"Jeong","sequence":"additional","affiliation":[{"name":"Inter-University Semiconductor Research Center (ISRC), Seoul National University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5298-3841","authenticated-orcid":false,"given":"Byung-Du","family":"Choi","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communications Engineering, Kwangwoon University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3062876"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268307"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2019.2934048"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2874040"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2987052"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2884727"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2047316"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2702711"},{"key":"ref9","first-page":"52","article-title":"3.1 a 28 Gb\/s multi-standard serial-link transceiver for backplane applications in 28 nm CMOS","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Zhang"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2017.2779439"},{"key":"ref11","first-page":"352","article-title":"An 8.4 mW\/Gb\/s 4-lane 48Gb\/s multi-standard-compliant transceiver in 40 nm digital CMOS technology","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Ramezani"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2714180"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2628770"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006230"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2003.1221172"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2016.7844182"},{"key":"ref17","first-page":"370","article-title":"A 32 mW 7.4Gb\/s protocol-agile source-series-terminated transmitter in 45 nm CMOS SOI","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Dettloff"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185369"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2204117"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040230"},{"key":"ref21","first-page":"152","article-title":"A highly digital 0.5-to-4 Gb\/s 1.9 mW\/Gb\/s serial-link transceiver using current-recycling in 90 nm CMOS","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Inti"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.3390\/electronics10151768"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/EPEPS.2015.7347162"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9668973\/09749080.pdf?arnumber=9749080","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,18]],"date-time":"2024-01-18T00:18:01Z","timestamp":1705537081000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9749080\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/access.2022.3164742","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022]]}}}