{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T00:12:42Z","timestamp":1780359162433,"version":"3.54.1"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/100004358","name":"Samsung Electronics Company, Ltd.","doi-asserted-by":"publisher","award":["IO210221-08433-01"],"award-info":[{"award-number":["IO210221-08433-01"]}],"id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2022]]},"DOI":"10.1109\/access.2022.3166934","type":"journal-article","created":{"date-parts":[[2022,4,12]],"date-time":"2022-04-12T19:33:04Z","timestamp":1649791984000},"page":"41112-41118","source":"Crossref","is-referenced-by-count":23,"title":["Device Design Guidelines of 3-nm Node Complementary FET (CFET) in Perspective of Electrothermal Characteristics"],"prefix":"10.1109","volume":"10","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6332-2259","authenticated-orcid":false,"given":"Seung-Geun","family":"Jung","sequence":"first","affiliation":[{"name":"School of Electrical Engineering, Korea University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4121-4067","authenticated-orcid":false,"given":"Dongwon","family":"Jang","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering, Korea University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Seong-Ji","family":"Min","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering, Korea University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9594-8651","authenticated-orcid":false,"given":"Euyjin","family":"Park","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering, Korea University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9446-5981","authenticated-orcid":false,"given":"Hyun-Yong","family":"Yu","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering, Korea University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3031870"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268429"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510633"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993525"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510618"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2019.8776513"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnology18217.2020.9265073"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.23919\/SISPAD49475.2020.9241655"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9372066"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2021.3136605"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-18338-7_2"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2862918"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2020.2998460"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131672"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409678"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838425"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614576"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3130654"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838550"},{"key":"ref20","volume-title":"Digital Integrated Circuits: A Design Perspective","author":"Shrivastava","year":"1996"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781139195065"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9668973\/09755956.pdf?arnumber=9755956","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T21:37:04Z","timestamp":1705959424000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9755956\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/access.2022.3166934","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022]]}}}