{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,18]],"date-time":"2026-05-18T06:57:27Z","timestamp":1779087447437,"version":"3.51.4"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100001863","name":"New Energy and Industrial Technology Development Organization","doi-asserted-by":"publisher","award":["JPNP16007"],"award-info":[{"award-number":["JPNP16007"]}],"id":[{"id":"10.13039\/501100001863","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004721","name":"Activities of VLSI Design and Educational Center (VDEC), The University of Tokyo, in collaboration with NIHON SYNOPSYS G.K., Cadence Design Systems and Mentor Graphics","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004721","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2022]]},"DOI":"10.1109\/access.2022.3167690","type":"journal-article","created":{"date-parts":[[2022,4,18]],"date-time":"2022-04-18T20:13:24Z","timestamp":1650312804000},"page":"41852-41862","source":"Crossref","is-referenced-by-count":13,"title":["A Robust and Healthy Against PVT Variations TRNG Based on Frequency Collapse"],"prefix":"10.1109","volume":"10","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5501-0914","authenticated-orcid":false,"given":"Ronaldo","family":"Serrano","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ckristian","family":"Duran","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3544-8839","authenticated-orcid":false,"given":"Marco","family":"Sarmiento","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4078-0836","authenticated-orcid":false,"given":"Trong-Thuc","family":"Hoang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3339-7177","authenticated-orcid":false,"given":"Akira","family":"Tsukamoto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0912-0087","authenticated-orcid":false,"given":"Kuniyasu","family":"Suzaki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5255-4919","authenticated-orcid":false,"given":"Cong-Kha","family":"Pham","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","article-title":"NIST special publication 800-22: A statistical test suite for the validation of random number generators and pseudo random number generators for cryptographic applications","author":"Rukhin","year":"2010"},{"key":"ref2","article-title":"AIS 20\u2013functionality classes and evaluation methodology for deterministic random number generators","author":"Schindler","year":"1999"},{"key":"ref3","article-title":"Recommendation for the entropy sources used for random bit generation","author":"Barker","year":"2018"},{"key":"ref4","article-title":"AIS 31: Functionality classes and evaluation methodology for true (physical) random number generators, version 3.1","author":"Killmann","year":"2001"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2011.7477490"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2016.2519902"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2995289.2995292"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CANDAR53791.2021.00034"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ITC-CSCC.2019.8793405"},{"key":"ref10","volume-title":"The Intel random number generator","author":"Jun","year":"1999"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2804258"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MCE.2020.3019762"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3011648"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.3010901"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCSS51193.2021.9464207"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnology18217.2020.9265048"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9366019"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS48698.2020.9081294"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCE.2019.8662060"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3018998"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3138365"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3125255"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2017.10"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2751144"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2558490"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3121537"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3000231"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3096464"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SOC46417.2020.9344097"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3111049"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3019030"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3099534"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757434"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHIP.2016.7792898"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2519383"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2019.0535"},{"key":"ref37","first-page":"254","article-title":"A physically unclonable function with BER < 10\u22128 for robust chip authentication using oscillator collapse in 40 nm CMOS","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Yang"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TrustCom\/BigDataSE.2019.00029"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/PST.2017.00051"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.21236\/ADA605735"},{"key":"ref41","article-title":"AMBA AXI and ACE protocol specification","year":"2013"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9668973\/09758715.pdf?arnumber=9758715","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T21:24:29Z","timestamp":1705958669000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9758715\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"references-count":41,"URL":"https:\/\/doi.org\/10.1109\/access.2022.3167690","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022]]}}}