{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,20]],"date-time":"2026-01-20T09:53:05Z","timestamp":1768902785315,"version":"3.49.0"},"reference-count":53,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100001863","name":"New Energy and Industrial Technology Development Organization","doi-asserted-by":"publisher","award":["JPNP16007"],"award-info":[{"award-number":["JPNP16007"]}],"id":[{"id":"10.13039\/501100001863","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2022]]},"DOI":"10.1109\/access.2022.3169767","type":"journal-article","created":{"date-parts":[[2022,4,22]],"date-time":"2022-04-22T19:34:23Z","timestamp":1650656063000},"page":"46014-46027","source":"Crossref","is-referenced-by-count":24,"title":["Trusted Execution Environment Hardware by Isolated Heterogeneous Architecture for Key Scheduling"],"prefix":"10.1109","volume":"10","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4078-0836","authenticated-orcid":false,"given":"Trong-Thuc","family":"Hoang","sequence":"first","affiliation":[{"name":"National Institute of Advanced Industrial Science and Technology (AIST), Tokyo, Japan"}]},{"given":"Ckristian","family":"Duran","sequence":"additional","affiliation":[{"name":"Department of Computer and Network Engineering, The University of Electro-Communications (UEC), Tokyo, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5501-0914","authenticated-orcid":false,"given":"Ronaldo","family":"Serrano","sequence":"additional","affiliation":[{"name":"Department of Computer and Network Engineering, The University of Electro-Communications (UEC), Tokyo, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3544-8839","authenticated-orcid":false,"given":"Marco","family":"Sarmiento","sequence":"additional","affiliation":[{"name":"Department of Computer and Network Engineering, The University of Electro-Communications (UEC), Tokyo, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3623-5250","authenticated-orcid":false,"given":"Khai-Duy","family":"Nguyen","sequence":"additional","affiliation":[{"name":"Department of Computer and Network Engineering, The University of Electro-Communications (UEC), Tokyo, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3339-7177","authenticated-orcid":false,"given":"Akira","family":"Tsukamoto","sequence":"additional","affiliation":[{"name":"National Institute of Advanced Industrial Science and Technology (AIST), Tokyo, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0912-0087","authenticated-orcid":false,"given":"Kuniyasu","family":"Suzaki","sequence":"additional","affiliation":[{"name":"National Institute of Advanced Industrial Science and Technology (AIST), Tokyo, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5255-4919","authenticated-orcid":false,"given":"Cong-Kha","family":"Pham","sequence":"additional","affiliation":[{"name":"Department of Computer and Network Engineering, The University of Electro-Communications (UEC), Tokyo, Japan"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/Trustcom.2015.357"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2017.8344637"},{"key":"ref3","volume-title":"Intel Software Guard Extensions (Intel SGX) Developer Guide","year":"2022"},{"key":"ref4","article-title":"Intel SGX explained","author":"Costan","year":"2016"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1561\/1000000051"},{"key":"ref6","volume-title":"Secure Processors Part II: Intel SGX Security Analysis and MIT Sanctum Architecture","author":"Victor","year":"2017"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2799647"},{"key":"ref8","volume-title":"ARM Security Technology: Building a Secure System using TrustZone Technology","year":"2009"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3291047"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3132747.3132782"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3354216"},{"key":"ref12","volume-title":"Protecting VM Register State With SEV-ES","author":"Kaplan","year":"2017"},{"key":"ref13","volume-title":"AMD SEV-SNP: Strengthening VM Isolation with Integrity Protection and More","year":"2020"},{"key":"ref14","volume-title":"MultiZone Hex-Five Security","year":"2022"},{"key":"ref15","first-page":"857","article-title":"Sanctum: Minimal hardware extensions for strong software isolation","volume-title":"Proc. 25th USENIX Secur. Symp. (USENIX Security)","author":"Costan"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2019.23068"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3342195.3387532"},{"key":"ref18","first-page":"1073","article-title":"CURE: A security architecture with customizable and resilient enclaves","volume-title":"Proc. USENIX Secur. Symp. (USENIX Security)","author":"Bahmani"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3079763"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2666141.2666145"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1155\/2020\/8957641"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2900235"},{"key":"ref23","volume-title":"Intel Active Management Technology (AMT) Developers Guide","year":"2022"},{"key":"ref24","volume-title":"ARM Security IP: CryptoCell-700 Family","year":"2022"},{"key":"ref25","volume-title":"Inside a Deeply Embedded Security Processor","year":"2022"},{"key":"ref26","volume-title":"Security CryptoManager Provisioning","year":"2022"},{"key":"ref27","volume-title":"OpenTitan","year":"2020"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC46988.2019.1570564307"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2019.8697657"},{"key":"ref30","volume-title":"Securing the RISC-V Revolution","year":"2022"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3433210.3453112"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2987617"},{"key":"ref33","volume-title":"SiFive TileLink Specication","year":"2019"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3099534"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.6028\/nist.sp.800-133r2"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"ref37","volume-title":"Chipyard: An Agile RISC-V SoC Design Framework With in-Order Cores, Out-of-Order Cores, Accelerators, and More","year":"2020"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203780"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1007\/springerreference_25253"},{"key":"ref40","volume-title":"Rocket Chip Generator","year":"2019"},{"key":"ref41","first-page":"1","article-title":"SonicBOOM: The 3rd generation Berkeley out-of-order machine","volume-title":"Proc. Workshop Comput. Arch. Res. RISC-V","author":"Zhao"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.21236\/ADA605735"},{"key":"ref43","volume-title":"AMBA AXI and ACE Protocol Specification","year":"0022"},{"key":"ref44","volume-title":"Ibex RISC-V Core","year":"2020"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/359340.359342"},{"key":"ref46","volume-title":"Dhrystone Benchmark Results On PCs","author":"Longbottom","year":"2021"},{"key":"ref47","volume-title":"Dhrystone Benchmarking on MCUs","year":"2019"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2014.2374072"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.2976632"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.17487\/rfc2104"},{"key":"ref51","volume-title":"ChaCha, a Variant of Salsa20","author":"Bernstein","year":"2008"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1007\/11502760_3"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.17487\/RFC8439"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9668973\/09762310.pdf?arnumber=9762310","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T20:50:43Z","timestamp":1705956643000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9762310\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"references-count":53,"URL":"https:\/\/doi.org\/10.1109\/access.2022.3169767","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022]]}}}