{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,2]],"date-time":"2026-04-02T09:15:46Z","timestamp":1775121346051,"version":"3.50.1"},"reference-count":54,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2022]]},"DOI":"10.1109\/access.2022.3183764","type":"journal-article","created":{"date-parts":[[2022,6,16]],"date-time":"2022-06-16T19:32:17Z","timestamp":1655407937000},"page":"65548-65561","source":"Crossref","is-referenced-by-count":12,"title":["Design and Evaluation of Countermeasures Against Fault Injection Attacks and Power Side-Channel Leakage Exploration for AES Block Cipher"],"prefix":"10.1109","volume":"10","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4107-2396","authenticated-orcid":false,"given":"F. E.","family":"Potestad-Ordonez","sequence":"first","affiliation":[{"name":"Seville Institute of Microelectronics IMSE-CNM (CSIC\/US), Sevilla, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8905-5715","authenticated-orcid":false,"given":"E.","family":"Tena-Sanchez","sequence":"additional","affiliation":[{"name":"Seville Institute of Microelectronics IMSE-CNM (CSIC\/US), Sevilla, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7934-9162","authenticated-orcid":false,"given":"A. J.","family":"Acosta-Jimenez","sequence":"additional","affiliation":[{"name":"Seville Institute of Microelectronics IMSE-CNM (CSIC\/US), Sevilla, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5010-337X","authenticated-orcid":false,"given":"C. J.","family":"Jimenez-Fernandez","sequence":"additional","affiliation":[{"name":"Seville Institute of Microelectronics IMSE-CNM (CSIC\/US), Sevilla, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ricardo","family":"Chaves","sequence":"additional","affiliation":[{"name":"INESC-ID, IST, Universidade de Lisboa, Lisboa, Portugal"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CCWC.2019.8666557"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.23919\/CNSM50824.2020.9269083"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/s11277-020-07134-3"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS50870.2020.9159739"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-68697-5_9"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48405-1_25"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2012.2227486"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-38162-6"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-12510-2_13"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/11506447_4"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45203-4_23"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45238-6_7"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/11894063_8"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45067-x_11"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2011.10"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-012-0046-y"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2007.13"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-85893-5_4"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-27257-8_4"},{"key":"ref20","first-page":"1","article-title":"A diagonal fault attack on the advanced encryption standard","volume":"581","author":"Saha","year":"2009","journal-title":"IACR Cryptol. ePrint Arch."},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-02384-2_26"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2017.11"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2666601"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2913644"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-29656-7_15"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1049\/iet-ifs:20060163"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2010.5513109"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387397"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804378"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.6028\/nist.fips.197-upd1.ipd"},{"key":"ref31","first-page":"1","article-title":"Test vector leakage assessment (TVLA) methodology in practice","volume-title":"Proc. Int. Cryptograph. Module Conf.","volume":"20","author":"Cooper"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1016\/j.jisa.2022.103205"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2926081"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/HOST45689.2020.9300267"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ICCT50939.2020.9295786"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-69053-0_4"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2005.41"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2006.50"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2004.1311880"},{"issue":"3","key":"ref40","first-page":"730","article-title":"High performance and reliable fault detection scheme for the advanced encryption standard","volume":"8","author":"Mestiri","year":"2013","journal-title":"Int. Rev. Comput. Softw."},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1950.tb00463.x"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541400"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.90"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2031651"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2012.05.010"},{"key":"ref46","first-page":"185","article-title":"Parity prediction in combinational circuits","volume-title":"Proc. Annu. Int. Symp. Fault-Tolerant Comput. (FTCS)","volume":"9","author":"Khodadad-Mostashiry"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/STA.2014.7086674"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45238-6_10"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TELSKS.2001.955816"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2006.1639441"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2005.862424"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-85053-3_27"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1007\/11545262_26"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.3390\/app12052390"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9668973\/09797724.pdf?arnumber=9797724","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T05:34:51Z","timestamp":1706765691000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9797724\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"references-count":54,"URL":"https:\/\/doi.org\/10.1109\/access.2022.3183764","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022]]}}}