{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,8]],"date-time":"2026-07-08T16:18:41Z","timestamp":1783527521251,"version":"3.55.0"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["CCF-2110419"],"award-info":[{"award-number":["CCF-2110419"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2022]]},"DOI":"10.1109\/access.2022.3184008","type":"journal-article","created":{"date-parts":[[2022,6,17]],"date-time":"2022-06-17T19:28:43Z","timestamp":1655494123000},"page":"65971-65981","source":"Crossref","is-referenced-by-count":9,"title":["Monolithic 3D Semiconductor Footprint Scaling Exploration Based on VFET Standard Cell Layout Methodology, Design Flow, and EDA Platform"],"prefix":"10.1109","volume":"10","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9865-8390","authenticated-orcid":false,"given":"Chung-Kuan","family":"Cheng","sequence":"first","affiliation":[{"name":"Department of Computer Science and Engineering, University of California at San Diego, La Jolla, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6479-7552","authenticated-orcid":false,"given":"Chia-Tung","family":"Ho","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of California at San Diego, La Jolla, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0778-0110","authenticated-orcid":false,"given":"Daeyeal","family":"Lee","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of California at San Diego, La Jolla, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bill","family":"Lin","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of California at San Diego, La Jolla, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.1998.658762"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1974.1050511"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-18338-7_2"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2020.9150552"},{"key":"ref5","article-title":"Standard-cell design architecture options below 5 nm node: The ultimate scaling of FinFET and nanosheet","volume-title":"Proc. SPIE","volume":"10962","author":"Sherazi"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1117\/12.2299335"},{"key":"ref7","volume-title":"IRDS International Roadmap for Devices and Systems: Lithography","year":"2020"},{"key":"ref8","article-title":"Standard-cell design architecture options below 5 nm node: The ultimate scaling of FinFET and nanosheet","volume-title":"Proc. SPIE","volume":"10962","author":"Sherazi"},{"key":"ref9","volume-title":"ITRS Report"},{"key":"ref10","volume-title":"IRDS the International Roadmap for Devices and Systems: More Moore","year":"2021"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/EDTM.2019.8731234"},{"key":"ref12","volume-title":"Z. Tokei"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-18338-7_2"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2011.2157076"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2014.6948768"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2414924"},{"key":"ref17","article-title":"Toward the 5 nm technology: Layout optimization and performance benchmark for logic\/SRAMs using lateral and vertical GAA FETs","volume-title":"Proc. SPIE","volume":"9781","author":"Huynh-Bao"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2019.2896362"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3015596"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2011.5873204"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2017.2700626"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2021.3089095"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2513674"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2782758"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1117\/12.2514942"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/92.902258"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1117\/12.2554025"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3065639"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2017.7945071"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-46681-0_14"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3037885"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2977066"},{"key":"ref33","volume-title":"OpenCores: Open-Source IP Cores","year":"2020"},{"key":"ref34","volume-title":"Cadence Innovus User Guide","year":"2020"},{"key":"ref35","volume-title":"LEF\/DEF Language Reference","year":"2020"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2018.8430415"},{"key":"ref37","first-page":"89","article-title":"DTCO exploration for efficient standard cell power rails","volume-title":"Proc. SPIE","volume":"10588","author":"Chava"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/6287639\/9668973\/9798831-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9668973\/09798831.pdf?arnumber=9798831","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T03:31:41Z","timestamp":1706758301000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9798831\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"references-count":37,"URL":"https:\/\/doi.org\/10.1109\/access.2022.3184008","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022]]}}}