{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,6]],"date-time":"2026-03-06T16:07:00Z","timestamp":1772813220919,"version":"3.50.1"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"Institute of Information & communications Technology Planning & Evaluation (IITP) grant funded by Ministry of Science ICT","award":["2021-0-00863"],"award-info":[{"award-number":["2021-0-00863"]}]},{"name":"Intelligent in-memory error-correction device for high-reliability memory","award":["50% \/ No.2019-0-00421"],"award-info":[{"award-number":["50% \/ No.2019-0-00421"]}]},{"DOI":"10.13039\/501100003725","name":"Artificial Intelligence Graduate School Program (Sungkyunkwan University), 30%) and National R&D Program through the National Research Foundation of Korea (NRF) funded by Ministry of Science ICT","doi-asserted-by":"publisher","award":["020R1C1C1011419"],"award-info":[{"award-number":["020R1C1C1011419"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Scaling Out Distributed Artificial Intelligence with Network Optimization, 20%)"},{"DOI":"10.13039\/501100003836","name":"IC Design Education Center (IDEC), Korea","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003836","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2022]]},"DOI":"10.1109\/access.2022.3192879","type":"journal-article","created":{"date-parts":[[2022,7,21]],"date-time":"2022-07-21T19:31:31Z","timestamp":1658431891000},"page":"78970-78982","source":"Crossref","is-referenced-by-count":1,"title":["On-Die Dynamic Remapping Cache: Strong and Independent Protection Against Intermittent Faults"],"prefix":"10.1109","volume":"10","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8320-7001","authenticated-orcid":false,"given":"Sangjae","family":"Park","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon-si, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1587-0677","authenticated-orcid":false,"given":"Jungrae","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Semiconductor Systems Engineering, Sungkyunkwan University, Suwon-si, South Korea"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2012.13"},{"key":"ref2","first-page":"1","article-title":"Feng shui of supercomputer memory positional effects in dram and SRAM faults","volume-title":"Proc. Int. Conf. High Perform. Comput., Netw., Storage Anal.","author":"Sridharan"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2775054.2694348"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.57"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485929"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665726"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2637364.2592000"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2014.6962069"},{"key":"ref9","volume-title":"HP Advanced Memory Error Detection Technology","year":"2011"},{"key":"ref10","volume-title":"Chipkill Memory","year":"2012"},{"key":"ref11","volume-title":"Bios and Kernel Developer\u2019s Guide (BKDG) for AMD Family 15h Models 00h-0fh Processors","year":"2013"},{"key":"ref12","volume-title":"Intel Xeon Processor E7 Family: Reliability, Availability, and Serviceability","year":"2011"},{"key":"ref13","volume-title":"How Memory RAS Technologies Can Enhance the Uptime of HPE Proliant Servers","year":"2016"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/hotchips.2015.7477468"},{"key":"ref15","volume-title":"Oracle\u2019s SPARC S7 Server Architecture","year":"2016"},{"key":"ref16","volume-title":"Low Power Double Data Rate 4 (LPDDR4)","year":"2020"},{"key":"ref17","volume-title":"DDR5 SDRAM Standard","year":"2020"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9063110"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2018.8310256"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2353799"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/4.962294"},{"key":"ref22","volume-title":"DDR4 SDRAM Standard","year":"2020"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056053"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.62"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815980"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.68"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00037"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056058"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.30"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.58"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2015.7150307"},{"key":"ref32","first-page":"1","article-title":"Co-architecting controllers and dram to enhance dram process scaling","volume":"14","author":"Kang","year":"2014","journal-title":"Memory Forum"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/DSN-W.2017.48"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2004.2"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028901"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2971481"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2288637"},{"key":"ref38","volume-title":"Bios and Kernel Developers Guide (BKDG) for AMD Family 15h Models 00h-0fh Processors","year":"2013"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056025"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.60"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/2019608.2019616"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/2807591.2807666"},{"key":"ref43","article-title":"Upmem nails RowHammer: French company offers defense against DRAM vulnerability","author":"Halfhill","year":"2021"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2023248"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/3085572"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9668973\/09834921.pdf?arnumber=9834921","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T08:23:51Z","timestamp":1706775831000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9834921\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"references-count":45,"URL":"https:\/\/doi.org\/10.1109\/access.2022.3192879","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022]]}}}