{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,8]],"date-time":"2025-11-08T13:33:53Z","timestamp":1762608833186,"version":"3.37.3"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100000038","name":"Natural Science and Engineering Research Council of Canada","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2022]]},"DOI":"10.1109\/access.2022.3193785","type":"journal-article","created":{"date-parts":[[2022,7,25]],"date-time":"2022-07-25T19:57:08Z","timestamp":1658779028000},"page":"78993-79003","source":"Crossref","is-referenced-by-count":2,"title":["Algorithmic Advancements and a Comparative Investigation of Left and Right Looking Sparse LU Factorization on GPU Platform for Circuit Simulation"],"prefix":"10.1109","volume":"10","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4659-8979","authenticated-orcid":false,"given":"Wai-Kong","family":"Lee","sequence":"first","affiliation":[{"name":"Department of Computer Engineering, Gachon University, Seongnam, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2822-3674","authenticated-orcid":false,"given":"Ramachandra","family":"Achar","sequence":"additional","affiliation":[{"name":"Department of Electronics, Carleton University, Ottawa, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1824801.1824814"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2217964"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2014.2312199"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2421287"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2858014"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2020.2974910"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3046572"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2013.113"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2011.09.002"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2011.44"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-19328-6_9"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1137\/0909058"},{"volume-title":"CUDA Programming Guide v11.4","year":"2021","key":"ref13"},{"volume-title":"NVIDIA CUDA Compiler Driver NVCC, TRM-06721-001_v9.2","year":"2018","key":"ref14"},{"volume-title":"SparseSuite Matrix Collection","year":"2021","author":"Davis","key":"ref15"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9668973\/09839490.pdf?arnumber=9839490","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T09:31:18Z","timestamp":1706779878000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9839490\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/access.2022.3193785","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2022]]}}}