{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,5]],"date-time":"2026-05-05T12:28:53Z","timestamp":1777984133513,"version":"3.51.4"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2022]]},"DOI":"10.1109\/access.2022.3194538","type":"journal-article","created":{"date-parts":[[2022,7,28]],"date-time":"2022-07-28T15:39:31Z","timestamp":1659022771000},"page":"79689-79702","source":"Crossref","is-referenced-by-count":4,"title":["Use of Carry Chain Logic and Design System Extensions to Construct Significantly Faster and Larger Single-Stage N-Sorters and N-Filters"],"prefix":"10.1109","volume":"10","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1189-4295","authenticated-orcid":false,"given":"Robert B.","family":"Kent","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, The University of New Mexico, Albuquerque, NM, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1574-1827","authenticated-orcid":false,"given":"Marios S.","family":"Pattichis","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, The University of New Mexico, Albuquerque, NM, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3047594"},{"key":"ref2","volume-title":"The Art of Computer Programming: Sorting and Searching","volume":"3","author":"Knuth","year":"1997"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.jcss.2016.04.004"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-20721-2_1"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1468075.1468121"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/s00778-011-0232-z"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/cicc.1990.124841"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-48302-1_38"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/aspdac.2008.4483927"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/fpt.2015.7393133"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056834"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2018.2795611"},{"key":"ref13","volume-title":"Softpal implementation and mapping technology for FPGAs with dedicated resources","author":"Ganesan","year":"2006"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/tns.2016.2632168"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/fpl.2010.70"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060432"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.3390\/electronics11010027"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1038\/s41551-020-00667-9"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.3403\/30167898"},{"key":"ref20","volume-title":"UltraScale Architecture Configurable Logic Block, UG574 (v1.5)","year":"2017"},{"key":"ref21","volume-title":"Versal ACAP Configurable Logic Block Architecture Manual, AM005 (v1.1)","year":"2021"},{"key":"ref22","volume-title":"Intel AgilexT Logic Array Blocks and Adaptive Logic Modules User Guide, UG-20204","year":"2019"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9668973\/09843991.pdf?arnumber=9843991","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,8]],"date-time":"2025-01-08T15:27:42Z","timestamp":1736350062000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9843991\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/access.2022.3194538","relation":{"has-preprint":[{"id-type":"doi","id":"10.36227\/techrxiv.19400867.v2","asserted-by":"object"},{"id-type":"doi","id":"10.36227\/techrxiv.19400867.v1","asserted-by":"object"},{"id-type":"doi","id":"10.36227\/techrxiv.19400867","asserted-by":"object"}]},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022]]}}}