{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T09:18:48Z","timestamp":1771665528888,"version":"3.50.1"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2022]]},"DOI":"10.1109\/access.2022.3198989","type":"journal-article","created":{"date-parts":[[2022,8,15]],"date-time":"2022-08-15T19:51:16Z","timestamp":1660593076000},"page":"89000-89010","source":"Crossref","is-referenced-by-count":2,"title":["A Write-Buffer Scheme to Protect Cache Memories Against Multiple-Bit Errors"],"prefix":"10.1109","volume":"10","author":[{"given":"Jie","family":"Li","sequence":"first","affiliation":[{"name":"Microelectronic Center, Harbin Institute of Technology, Harbin, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1486-6377","authenticated-orcid":false,"given":"Liyi","family":"Xiao","sequence":"additional","affiliation":[{"name":"Microelectronic Center, Harbin Institute of Technology, Harbin, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4941-3127","authenticated-orcid":false,"given":"Linzhe","family":"Li","sequence":"additional","affiliation":[{"name":"Microelectronic Center, Harbin Institute of Technology, Harbin, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8593-7182","authenticated-orcid":false,"given":"Hongchen","family":"Li","sequence":"additional","affiliation":[{"name":"Microelectronic Center, Harbin Institute of Technology, Harbin, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9196-4213","authenticated-orcid":false,"given":"He","family":"Liu","sequence":"additional","affiliation":[{"name":"Microelectronic Center, Harbin Institute of Technology, Harbin, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chenxu","family":"Wang","sequence":"additional","affiliation":[{"name":"Microelectronic Center, Harbin Institute of Technology, Harbin, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","first-page":"383","article-title":"Large and fast: Exploiting memory hierarchy","volume-title":"Computer Organization and Design: The Hardware\/Software Interface","author":"Patterson","year":"2014"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2919589"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2015.07.049"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3157402"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3064870"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.33"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2303856"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.117"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2426179"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2961847"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2016.2547963"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2817390"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194570"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2422845"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2425653"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2190632"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.22"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2994067"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2003.1209939"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2017.2706263"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.202"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2111469"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3085572"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9668973\/09857910.pdf?arnumber=9857910","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T11:52:55Z","timestamp":1706788375000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9857910\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/access.2022.3198989","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022]]}}}