{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T20:21:44Z","timestamp":1740169304801,"version":"3.37.3"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2022]]},"DOI":"10.1109\/access.2022.3203702","type":"journal-article","created":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T19:36:34Z","timestamp":1662060994000},"page":"93799-93811","source":"Crossref","is-referenced-by-count":0,"title":["Software-Level Memory Regulation to Reduce Execution Time Variation on Multicore Real-Time Systems"],"prefix":"10.1109","volume":"10","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8244-4817","authenticated-orcid":false,"given":"Sihyeong","family":"Park","sequence":"first","affiliation":[{"name":"SoC Platform Research Center, Korea Electronics Technology Institute, Seongnam-si, Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9332-3508","authenticated-orcid":false,"given":"Jemin","family":"Lee","sequence":"additional","affiliation":[{"name":"Artificial Intelligence Research Laboratory, Electronics and Telecommunications Research Institute, Daejeon, Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9615-1644","authenticated-orcid":false,"given":"Hyungshin","family":"Kim","sequence":"additional","affiliation":[{"name":"The Division of Computer Convergence, Chungnam National University, Daejeon, Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2019.8720422"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/s13272-016-0228-x"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3296957.3173191"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS46320.2019.00031"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.2008.33"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2011.56"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/885651.781062"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3265723.3265736"},{"volume-title":"Corelink level 2 cache controller L2C-310 technical reference manual","year":"2012","key":"ref9"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2011.33"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3453417.3453433"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3178442.3178444"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3372799.3394369"},{"volume-title":"Memory barriers: A hardware view for software hackers","year":"2010","author":"McKenney","key":"ref14"},{"volume-title":"Arm cortex-A53 MPCORE processor, technical reference manual","year":"2014","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269047"},{"volume-title":"Arm cortex\u2014A series programmer\u2019s guide for ARMv8-A","year":"2015","key":"ref17"},{"volume-title":"ARMv8\u2014A memory systems","year":"2016","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3332466.3374535"},{"volume-title":"AMBA AXI and ACE protocol specification","year":"2021","key":"ref20"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3297714"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-012-9158-9"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.3390\/electronics11091313"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-022-04446-y"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2010.24"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2015.7108452"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2834848.2834854"},{"key":"ref29","first-page":"1","article-title":"Implementation of memory centric scheduling for COTS multi-core real-time systems","volume-title":"Proc. 31st Euromicro Conf. Real-Time Syst. (ECRTS)","author":"Rivas"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1155\/2021\/5535734"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3450268.3453520"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9668973\/09874794.pdf?arnumber=9874794","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T12:33:44Z","timestamp":1706790824000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9874794\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/access.2022.3203702","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2022]]}}}