{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,17]],"date-time":"2026-07-17T15:44:57Z","timestamp":1784303097748,"version":"3.55.0"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2022]]},"DOI":"10.1109\/access.2022.3207151","type":"journal-article","created":{"date-parts":[[2022,9,16]],"date-time":"2022-09-16T19:35:52Z","timestamp":1663356952000},"page":"99702-99708","source":"Crossref","is-referenced-by-count":13,"title":["A Novel Clock Gating Approach for the Design of Low-Power Linear Feedback Shift Registers"],"prefix":"10.1109","volume":"10","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2181-2169","authenticated-orcid":false,"given":"Gianluca","family":"Giustolisi","sequence":"first","affiliation":[{"name":"DIEEI, Università degli Studi di Catania, Catania, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rosario","family":"Mita","sequence":"additional","affiliation":[{"name":"DIEEI, Università degli Studi di Catania, Catania, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8011-8660","authenticated-orcid":false,"given":"Gaetano","family":"Palumbo","sequence":"additional","affiliation":[{"name":"DIEEI, Università degli Studi di Catania, Catania, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5650-8212","authenticated-orcid":false,"given":"Giuseppe","family":"Scotti","sequence":"additional","affiliation":[{"name":"DIIET, Università degli Studi di Roma ‘‘La Sapienza,’’, Rome, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2010.2047171"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCSDET.2018.8821227"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCMC.2019.8819698"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3164712"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/s12652-020-02222-5"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00006"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1002\/sec.1399"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3141434"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3145005"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2019.2937447"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSTSP.2009.2032952"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3185066"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2608921"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2860934"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2916698"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2917259"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3084621"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2002.804048"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/82.718599"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.877889"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-32-9775-3_33"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.914901"},{"key":"ref23","volume-title":"Random Testing of Digital Circuits. Theory and Application","author":"David","year":"1998"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/92.845896"},{"key":"ref25","first-page":"IV85","article-title":"Evaluation on power reduction applying gated clock approach","volume-title":"Proc. ISCAS","author":"Palumbo"},{"key":"ref26","volume-title":"Low Power Design Methodologies","author":"Rabay","year":"1997"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/4.597298"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9668973\/09893810.pdf?arnumber=9893810","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T21:06:27Z","timestamp":1705957587000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9893810\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/access.2022.3207151","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022]]}}}