{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,24]],"date-time":"2025-04-24T05:29:14Z","timestamp":1745472554271,"version":"3.37.3"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2022]]},"DOI":"10.1109\/access.2022.3219868","type":"journal-article","created":{"date-parts":[[2022,11,4]],"date-time":"2022-11-04T21:24:11Z","timestamp":1667597051000},"page":"118858-118877","source":"Crossref","is-referenced-by-count":4,"title":["Array-Specific Dataflow Caches for High-Level Synthesis of Memory-Intensive Algorithms on FPGAs"],"prefix":"10.1109","volume":"10","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1656-8376","authenticated-orcid":false,"given":"Giovanni","family":"Brignone","sequence":"first","affiliation":[{"name":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1962-3764","authenticated-orcid":false,"given":"M.","family":"Usman Jamal","sequence":"additional","affiliation":[{"name":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0884-5158","authenticated-orcid":false,"given":"Mihai T.","family":"Lazarescu","sequence":"additional","affiliation":[{"name":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9762-6522","authenticated-orcid":false,"given":"Luciano","family":"Lavagno","sequence":"additional","affiliation":[{"name":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2017.2750923"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689083"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.13"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00034"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950421"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2015.7393141"},{"journal-title":"System Cache LogiCORE IP Product Guide (PG118))","year":"2021","key":"ref16"},{"journal-title":"Intel high level synthesis compiler pro edition Reference manual","year":"2021","key":"ref17"},{"key":"ref18","first-page":"204","article-title":"Extending high-level synthesis for task-parallel programs","author":"chi","year":"2021","journal-title":"Proc ACM\/SIGDA Int Symp Field-Program Gate Arrays"},{"journal-title":"Vivado Design Suite User Guide","year":"2021","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM48280.2020.00024"},{"journal-title":"Design and Analysis of Hardware Kernel Module for 2-D Video Convolution Filter","year":"2021","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.3211127"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228586"},{"journal-title":"User Guided High Level Synthesis","year":"2021","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2720623"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435273"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.3211105"},{"key":"ref9","article-title":"hlslib: Software engineering for hardware design","author":"de fine licht","year":"2019","journal-title":"arXiv 1910 04436"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1941487.1941507"},{"journal-title":"Ultra96 Hardware User’s Guide","year":"2018","key":"ref20"},{"journal-title":"Exploring the PS-PL Axi Interfaces on ZYNQ Ultrascale+ Mpsoc","year":"2021","author":"marjanovic","key":"ref22"},{"journal-title":"PYNQ Python productivity for Xilinx platforms)","year":"2021","key":"ref21"},{"journal-title":"Avalon Memory-Mapped Host Interfaces and Load-Store Units","year":"2021","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICEEOT.2016.7755102"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2020.3039409"},{"journal-title":"Arria 10 EMIF Latency","year":"0","key":"ref25"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9668973\/09940270.pdf?arnumber=9940270","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,12]],"date-time":"2022-12-12T19:54:34Z","timestamp":1670874874000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9940270\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/access.2022.3219868","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2022]]}}}