{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T16:19:59Z","timestamp":1775665199891,"version":"3.50.1"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100007053","name":"Korea Institute of Energy Technology Evaluation and Planning (KETEP) Grant","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100007053","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100007053","name":"Korean Government through The Ministry of Trade, Industry and Energy (MOTIE)","doi-asserted-by":"publisher","award":["20212020800020"],"award-info":[{"award-number":["20212020800020"]}],"id":[{"id":"10.13039\/501100007053","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2022]]},"DOI":"10.1109\/access.2022.3220325","type":"journal-article","created":{"date-parts":[[2022,11,7]],"date-time":"2022-11-07T22:40:40Z","timestamp":1667860840000},"page":"117215-117224","source":"Crossref","is-referenced-by-count":8,"title":["Design Method of Vertical Lattice Loop Structure for Parasitic Inductance Reduction in a GaN HEMTs-Based Converter"],"prefix":"10.1109","volume":"10","author":[{"given":"Si-Seok","family":"Yang","sequence":"first","affiliation":[{"name":"Department of Electrical and Biomedical Engineering, Hanyang University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4275-4049","authenticated-orcid":false,"given":"Sung-Soo","family":"Min","sequence":"additional","affiliation":[{"name":"Department of Electrical and Biomedical Engineering, Hanyang University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3213-587X","authenticated-orcid":false,"given":"Chan-Hyeok","family":"Eom","sequence":"additional","affiliation":[{"name":"Department of Electrical and Biomedical Engineering, Hanyang University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3753-7720","authenticated-orcid":false,"given":"Rae-Young","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Electrical and Biomedical Engineering, Hanyang University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3589-2814","authenticated-orcid":false,"given":"Gi-Young","family":"Lee","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Gyeongsang National University, Jinju-si, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ECCE.2018.8558252"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2015.2507860"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2013.2273275"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1002\/tee.22339"},{"key":"ref14","year":"2018","journal-title":"GaN Systems GN001 Application Systems Guide"},{"key":"ref15","first-page":"98","article-title":"Design methodology & modeling of low inductance planar bus structure","author":"skibinski","year":"1993","journal-title":"Proc EPE Conf"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/63.988833"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2009.2033188"},{"key":"ref18","article-title":"Ringing reduction techniques for NexFET high performance MOSFETs","author":"instruments","year":"2011"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2013.2266103"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2013.2268900"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JESTPE.2013.2271499"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1049\/cp.2014.0507"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2015.2476482"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2012.2195332"},{"key":"ref7","year":"2013","journal-title":"Efficient Power Conversion Corporation"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JESTPE.2013.2260594"},{"key":"ref1","first-page":"373","author":"baliga","year":"1996","journal-title":"Power Semiconductor Devices"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/APEC.2004.1295856"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2016.2597183"},{"key":"ref21","article-title":"The concept of loop inductance","author":"claytom","year":"2010","journal-title":"Inductance Loop and Partial"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9668973\/09940951.pdf?arnumber=9940951","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,12]],"date-time":"2022-12-12T19:59:02Z","timestamp":1670875142000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9940951\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/access.2022.3220325","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022]]}}}