{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T00:10:01Z","timestamp":1780445401017,"version":"3.54.1"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"publisher","award":["SFB 917"],"award-info":[{"award-number":["SFB 917"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002347","name":"German Federal Ministry of Education and Research (BMBF for its initials in German) through the projects \u201cNeuro-inspired Artificial Intelligence Technologies for the Electronics of the Future\u201d","doi-asserted-by":"publisher","award":["16ME0398K"],"award-info":[{"award-number":["16ME0398K"]}],"id":[{"id":"10.13039\/501100002347","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002347","name":"German Federal Ministry of Education and Research (BMBF for its initials in German) through the projects \u201cNeuro-inspired Artificial Intelligence Technologies for the Electronics of the Future\u201d","doi-asserted-by":"publisher","award":["16ME0399"],"award-info":[{"award-number":["16ME0399"]}],"id":[{"id":"10.13039\/501100002347","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002347","name":"\u201cNeuromorphic Hardware for Autonomous Artificial Intelligence Systems\u201d","doi-asserted-by":"publisher","award":["03ZU1106AA"],"award-info":[{"award-number":["03ZU1106AA"]}],"id":[{"id":"10.13039\/501100002347","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002347","name":"\u201cNeuromorphic Hardware for Autonomous Artificial Intelligence Systems\u201d","doi-asserted-by":"publisher","award":["03ZU1106AB"],"award-info":[{"award-number":["03ZU1106AB"]}],"id":[{"id":"10.13039\/501100002347","id-type":"DOI","asserted-by":"publisher"}]},{"name":"\u201cJ\u00fclich Aachen Research Alliance \u2013 Fundamentals of Future Information Technology\u201d"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2022]]},"DOI":"10.1109\/access.2022.3223657","type":"journal-article","created":{"date-parts":[[2022,11,21]],"date-time":"2022-11-21T21:11:43Z","timestamp":1669065103000},"page":"122696-122705","source":"Crossref","is-referenced-by-count":16,"title":["Endurance of 2 Mbit Based BEOL Integrated ReRAM"],"prefix":"10.1109","volume":"10","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5422-7372","authenticated-orcid":false,"given":"Nils","family":"Kopperberg","sequence":"first","affiliation":[{"name":"Institut für Werkstoffe der Elektrotechnik II (IWE II) and JARA-FIT, RWTH Aachen University, Aachen, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2820-9677","authenticated-orcid":false,"given":"Stefan","family":"Wiefels","sequence":"additional","affiliation":[{"name":"Peter-Grünberg-Institute 7 (PGI-7), Forschungszentrum Jülich GmbH, Jülich, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Karl","family":"Hofmann","sequence":"additional","affiliation":[{"name":"Infineon Technologies AG, Neubiberg, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jan","family":"Otterstedt","sequence":"additional","affiliation":[{"name":"Infineon Technologies AG, Neubiberg, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6766-8553","authenticated-orcid":false,"given":"Dirk J.","family":"Wouters","sequence":"additional","affiliation":[{"name":"Institut für Werkstoffe der Elektrotechnik II (IWE II) and JARA-FIT, RWTH Aachen University, Aachen, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9080-8980","authenticated-orcid":false,"given":"Rainer","family":"Waser","sequence":"additional","affiliation":[{"name":"Institut für Werkstoffe der Elektrotechnik II (IWE II) and JARA-FIT, RWTH Aachen University, Aachen, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4258-2673","authenticated-orcid":false,"given":"Stephan","family":"Menzel","sequence":"additional","affiliation":[{"name":"Peter-Grünberg-Institute 7 (PGI-7), Forschungszentrum Jülich GmbH, Jülich, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","first-page":"1","article-title":"Implementation of multinary?ukasiewicz logic using memristive devices","author":"bengel","year":"2021","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.94.224304"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2014.6849360"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2019.8870538"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/s00339-012-6902-x"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1088\/0034-4885\/75\/7\/076502"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/22\/25\/254002"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6528\/ab2084"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1166\/jnn.2012.6652"},{"key":"ref14","first-page":"p-my.4-1","article-title":"Suppression of endurance-stressed data-retention failures of 40 nm TaOx-based ReRAM","author":"fukuyama","year":"2018","journal-title":"Proc IEEE Int Rel Phys Symp (IRPS)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1149\/1.3575165"},{"key":"ref16","first-page":"395","author":"menzel","year":"2016","journal-title":"Modeling the VCM- and ECM-Type Switching Kinetics"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201700212"},{"key":"ref18","first-page":"7.5.1","article-title":"Intrinsic program instability in HfO2 RRAM and consequences on program algorithms","author":"fantini","year":"2015","journal-title":"IEDM Tech Dig"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2439812"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1021\/acsaelm.1c00981"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1088\/2634-4386\/ac4a83"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2013.2259135"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/s41578-019-0159-3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1080\/23746149.2016.1259585"},{"key":"ref29","author":"torre","year":"2019","journal-title":"Physics-based compact modeling of valence-change-based resistive switching devices"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6463\/ab7bb6"},{"key":"ref8","first-page":"1","article-title":"Industrially applicable read disturb model and performance on mega-bit 28 nm embedded RRAM","author":"yang","year":"2020","journal-title":"Proc IEEE Symp VLSI Technol"},{"key":"ref7","volume":"3","author":"waser","year":"2008","journal-title":"Nanotechnology Information Technology-II"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2961505"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.mser.2014.06.002"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1080\/00018732.2022.2084006"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1021\/acsami.1c14667"},{"key":"ref22","first-page":"1","article-title":"Comprehensive analysis of data-retention and endurance trade-off of 40 nm TaOx-based ReRAM","author":"fukuyama","year":"2019","journal-title":"Proc IEEE Int Rel Phys Symp (IRPS)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1021\/acsnano.1c06980"},{"key":"ref24","first-page":"1","article-title":"Reliability of 28 nm embedded RRAM for consumer and industrial products","author":"peters","year":"2022","journal-title":"Proc IEEE Int Memory Workshop (IMW)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830374"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1063\/5.0047571"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2167513"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9668973\/09956837.pdf?arnumber=9956837","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,19]],"date-time":"2022-12-19T19:53:46Z","timestamp":1671479626000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9956837\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/access.2022.3223657","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022]]}}}