{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T15:28:52Z","timestamp":1772119732555,"version":"3.50.1"},"reference-count":43,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100003661","name":"Korea Institute for Advancement of Technology","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003661","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Korean Government","award":["P0020966"],"award-info":[{"award-number":["P0020966"]}]},{"DOI":"10.13039\/501100003725","name":"National Research and Development Program through the National Research Foundation of Korea","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003621","name":"Ministry of Science and ICT","doi-asserted-by":"publisher","award":["2022M3I8A1077243"],"award-info":[{"award-number":["2022M3I8A1077243"]}],"id":[{"id":"10.13039\/501100003621","id-type":"DOI","asserted-by":"publisher"}]},{"name":"EDA tools"},{"DOI":"10.13039\/501100003836","name":"IC Design Education Center","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003836","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2022]]},"DOI":"10.1109\/access.2022.3224451","type":"journal-article","created":{"date-parts":[[2022,11,24]],"date-time":"2022-11-24T21:37:58Z","timestamp":1669325878000},"page":"124217-124226","source":"Crossref","is-referenced-by-count":11,"title":["A Fast-Lock All-Digital Clock Generator for Energy Efficient Chiplet-Based Systems"],"prefix":"10.1109","volume":"10","author":[{"given":"Junghoon","family":"Jin","sequence":"first","affiliation":[{"name":"Department of Electronic and Electrical Engineering, Hongik University, Seoul, South Korea"}]},{"given":"Seungjun","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Electronic and Electrical Engineering, Hongik University, Seoul, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9611-0268","authenticated-orcid":false,"given":"Jongsun","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Electronic and Electrical Engineering, Hongik University, Seoul, South Korea"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.913612"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2782082"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2278123"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2926191"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040230"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2390613"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2345764"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3130553"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2407370"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2470553"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2014.6897310"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2688369"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/EPEPS.2011.6100196"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2019.2942708"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.3040410"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI51249.2020.00017"},{"key":"ref15","author":"kehlet","year":"2019","journal-title":"Accelerating innovation through a standard chiplet interface The advanced interface bus (AIB)"},{"key":"ref16","first-page":"28c","article-title":"A 7 nm 4 GHz Arm-core-based CoWoS chiplet design for high performance computing","author":"lin","year":"2019","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref17","author":"ma","year":"2021","journal-title":"OpenHBI Specification Version 1 0"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2022.3207195"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3141802"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.931647"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268306"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2867623"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2976067"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2016.2549949"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3414622.3431906"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/EDAPS.2018.8680869"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203849"},{"key":"ref7","article-title":"Xilinx 16 nm datacenter device family with in-package HBM and CCIX interconnect","author":"singh","year":"2017","journal-title":"Proc HOT Chip Symp"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2019.00106"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3036341"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2015.2511626"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731636"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2596773"},{"key":"ref21","first-page":"180","article-title":"11.1 A 1.7 pJ\/b 112 Gb\/s XSR transceiver for intra-package communication in 7 nm FinFET technology","author":"yousry","year":"2021","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917372"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2412688"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.3390\/electronics10020177"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185184"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2875092"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1587\/elex.17.20200296"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2279053"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9668973\/09963564.pdf?arnumber=9963564","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,26]],"date-time":"2022-12-26T19:32:24Z","timestamp":1672083144000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9963564\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"references-count":43,"URL":"https:\/\/doi.org\/10.1109\/access.2022.3224451","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022]]}}}