{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T20:21:19Z","timestamp":1740169279263,"version":"3.37.3"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology","doi-asserted-by":"publisher","award":["MOST 109-2622-E-011-035-CC2"],"award-info":[{"award-number":["MOST 109-2622-E-011-035-CC2"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100007780","name":"National Taiwan University of Science and Technology, Kyushu Institute of Technology","doi-asserted-by":"publisher","award":["Kyutech-NTUST-109-01"],"award-info":[{"award-number":["Kyutech-NTUST-109-01"]}],"id":[{"id":"10.13039\/501100007780","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2022]]},"DOI":"10.1109\/access.2022.3225873","type":"journal-article","created":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T20:46:29Z","timestamp":1669927589000},"page":"126429-126439","source":"Crossref","is-referenced-by-count":1,"title":["A 1-ps Bin Size 4.87-ps Resolution FPGA Time-to-Digital Converter Based on Phase Wrapping Sorting and Selection"],"prefix":"10.1109","volume":"10","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0749-4181","authenticated-orcid":false,"given":"Poki","family":"Chen","sequence":"first","affiliation":[{"name":"Department of Electronic and Computer Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6919-6617","authenticated-orcid":false,"given":"Joshua Adiel","family":"Wijaya","sequence":"additional","affiliation":[{"name":"Department of Electronic and Computer Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan"}]},{"given":"Seiji","family":"Kajihara","sequence":"additional","affiliation":[{"name":"Kyushu Institute of Technology, Fukuoka, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4808-9254","authenticated-orcid":false,"given":"Trio","family":"Adiono","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering and Informatics, Institut Teknologi Bandung, Bandung, Indonesia"}]},{"given":"Hsiang-Yu","family":"Chen","sequence":"additional","affiliation":[{"name":"Department of Electronic and Computer Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan"}]},{"given":"Ruei-Ting","family":"Wang","sequence":"additional","affiliation":[{"name":"Department of Electronic and Computer Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6742-5105","authenticated-orcid":false,"given":"Yousuke","family":"Miyake","sequence":"additional","affiliation":[{"name":"Kyushu Institute of Technology, Fukuoka, Japan"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref39","DOI":"10.3390\/s21010308"},{"doi-asserted-by":"publisher","key":"ref38","DOI":"10.1109\/TNS.2018.2790703"},{"doi-asserted-by":"publisher","key":"ref33","DOI":"10.1109\/TCSI.2010.2090567"},{"doi-asserted-by":"publisher","key":"ref32","DOI":"10.1109\/TIM.2009.2027777"},{"key":"ref31","first-page":"2432","article-title":"A high resolution FPGA-based merged delay line TDC with nonlinearity calibration","author":"chen","year":"2013","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref30","first-page":"1","article-title":"Two novel designs of multi-phase clocked ultra-high speed time counter on FPGA for TDC implementation","author":"yonggang","year":"2013","journal-title":"Proc IEEE Nucl Sci Symp Med Imag Conf (NSS\/MIC)"},{"doi-asserted-by":"publisher","key":"ref37","DOI":"10.1109\/TIM.2017.2663498"},{"year":"2015","journal-title":"Quartus II Handbook Volume 1 Design and Synthesis","key":"ref36"},{"year":"2022","journal-title":"Intel Quartus Prime Pro Edition Help Version 21 4","key":"ref35"},{"year":"2011","journal-title":"Stratix II Device Handbook Volume 1","key":"ref34"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1016\/j.nima.2021.165866"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/TIM.2019.2938436"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/TVLSI.2019.2962606"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/TIM.2020.3036066"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/EBCCSP51266.2020.9291363"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/NSSMIC.2008.4775079"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/TIM.2019.2959423"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/TIM.2017.2769239"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/TNS.2019.2904703"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/TIM.2018.2880940"},{"doi-asserted-by":"publisher","key":"ref28","DOI":"10.1109\/TVLSI.2016.2569626"},{"key":"ref4","first-page":"750","article-title":"A time-of-flight system on a chip suitable for space instrumentation","volume":"2","author":"paschalidis","year":"2001","journal-title":"Proc IEEE Nucl Sci Symp Conf Rec"},{"doi-asserted-by":"publisher","key":"ref27","DOI":"10.1109\/MECO.2018.8406083"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/19.744201"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/23.159692"},{"doi-asserted-by":"publisher","key":"ref29","DOI":"10.1109\/NSS\/MIC44867.2021.9875493"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/19.650815"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/ACCESS.2021.3088448"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/TNS.2007.903183"},{"key":"ref2","first-page":"609","article-title":"Time of flight (TOF) measurement of adjacent pulses","volume":"1","author":"kim","year":"2001","journal-title":"Proc IEEE Nucl Sci Symp Conf Rec"},{"key":"ref9","article-title":"A 26 ps RMS time-to-digital converter core for Spartan-6 FPGAs","author":"bourdeauducq","year":"2013","journal-title":"arXiv 1303 6840"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/TVLSI.2003.820531"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/TIM.2020.2984929"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1016\/j.nima.2018.11.100"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1109\/TNS.2019.2938571"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1109\/TIM.2020.3011490"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1515\/mms-2017-0033"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1109\/TNS.2015.2475630"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.1109\/TCSII.2017.2698479"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9668973\/09967976.pdf?arnumber=9967976","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,26]],"date-time":"2022-12-26T19:40:13Z","timestamp":1672083613000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9967976\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"references-count":39,"URL":"https:\/\/doi.org\/10.1109\/access.2022.3225873","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2022]]}}}