{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T20:21:37Z","timestamp":1740169297608,"version":"3.37.3"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100011033","name":"Ministerio de Ciencia e Innovaci\u00f3n (MCIN)\/Agencia Estatal de Investigaci\u00f3n","doi-asserted-by":"publisher","award":["(AIE)\/10.13039\/501100011033","PID2019-105660RB-C21","PID2020-117713RB-I00"],"award-info":[{"award-number":["(AIE)\/10.13039\/501100011033","PID2019-105660RB-C21","PID2020-117713RB-I00"]}],"id":[{"id":"10.13039\/501100011033","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100010067","name":"Government of Aragon, Research Group","doi-asserted-by":"publisher","award":["T5820R"],"award-info":[{"award-number":["T5820R"]}],"id":[{"id":"10.13039\/501100010067","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2022]]},"DOI":"10.1109\/access.2022.3230068","type":"journal-article","created":{"date-parts":[[2022,12,16]],"date-time":"2022-12-16T18:43:51Z","timestamp":1671216231000},"page":"132708-132724","source":"Crossref","is-referenced-by-count":0,"title":["Improving the Configuration of the Predictable ACDC Data Cache for Real-Time Systems"],"prefix":"10.1109","volume":"10","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1550-735X","authenticated-orcid":false,"given":"Juan","family":"Segarra","sequence":"first","affiliation":[{"name":"Departamento de Informática e Ingeniería de Sistemas (DIIS), Instituto de Investigación en Ingeniería de Aragón (I3A), Universidad de Zaragoza, Zaragoza, Spain"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6009-8703","authenticated-orcid":false,"given":"Antonio","family":"Marti-Campoy","sequence":"additional","affiliation":[{"name":"Institute for Information and Communication Technologies (ITACA), Universitat Politècnica de València, Valencia, Spain"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2010.8"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2006.32"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1993.698560"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2015.05.001"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2010.08.008"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CCECE.2003.1226134"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1347375.1347389"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2008.10"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3032145"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2021.102304"},{"journal-title":"Genetic Algorithms in Search Optimization and Machine Learning","year":"1989","author":"goldberg","key":"ref19"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1996.563722"},{"key":"ref24","first-page":"2:1","article-title":"Taclebench: A benchmark collection to support worst-case execution time research","volume":"55","author":"falk","year":"2016","journal-title":"Proc 16th Int Workshop Worst-Case Execution Time Anal"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS46320.2019.00049"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2659787.2659805"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2016.17"},{"key":"ref20","first-page":"1","article-title":"Dynamic instruction cache locking in hard real-time systems","author":"arnaud","year":"2006","journal-title":"Proc 14th Int Conf Real-Time Netw Syst (RNTS)"},{"journal-title":"Automotive DDR SDRAM MT46V32M8 MT46V16M16","year":"2021","author":"micron technology","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/11599555_17"},{"key":"ref8","first-page":"1","article-title":"Static use of locking caches in multitask preemptive real-time systems","author":"campoy","year":"2001","journal-title":"Proc IEEE Real-Time Embedded Syst Workshop"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555764"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.2002.1181567"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1371\/journal.pone.0229980"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2858792"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2677093"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/781027.781062"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9668973\/09991138.pdf?arnumber=9991138","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,23]],"date-time":"2023-01-23T19:55:47Z","timestamp":1674503747000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9991138\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/access.2022.3230068","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2022]]}}}