{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,12]],"date-time":"2026-03-12T19:16:14Z","timestamp":1773342974795,"version":"3.50.1"},"reference-count":55,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"armasuisse Science and Technology"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2022]]},"DOI":"10.1109\/access.2022.3231753","type":"journal-article","created":{"date-parts":[[2022,12,22]],"date-time":"2022-12-22T18:36:15Z","timestamp":1671734175000},"page":"134199-134216","source":"Crossref","is-referenced-by-count":10,"title":["DFAulted: Analyzing and Exploiting CPU Software Faults Caused by FPGA-Driven Undervolting Attacks"],"prefix":"10.1109","volume":"10","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0720-1342","authenticated-orcid":false,"given":"Dina G.","family":"Mahmoud","sequence":"first","affiliation":[{"name":"School of Computer and Communication Sciences, &#x00C9;cole Polytechnique F&#x00E9;d&#x00E9;rale de Lausanne (EPFL), Lausanne, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0018-3690","authenticated-orcid":false,"given":"David","family":"Dervishi","sequence":"additional","affiliation":[{"name":"School of Computer and Communication Sciences, &#x00C9;cole Polytechnique F&#x00E9;d&#x00E9;rale de Lausanne (EPFL), Lausanne, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Samah","family":"Hussein","sequence":"additional","affiliation":[{"name":"School of Computer and Communication Sciences, &#x00C9;cole Polytechnique F&#x00E9;d&#x00E9;rale de Lausanne (EPFL), Lausanne, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2289-3722","authenticated-orcid":false,"given":"Vincent","family":"Lenders","sequence":"additional","affiliation":[{"name":"Cyber-Defence Campus, armasuisse, Thun, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5649-5020","authenticated-orcid":false,"given":"Mirjana","family":"Stojilovic","sequence":"additional","affiliation":[{"name":"School of Computer and Communication Sciences, &#x00C9;cole Polytechnique F&#x00E9;d&#x00E9;rale de Lausanne (EPFL), Lausanne, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2015.374"},{"key":"ref2","volume-title":"Zynq UltraScale+ MPSoC","year":"2022"},{"key":"ref3","volume-title":"Cyclone V Hard Processor System Technical Reference Manual","year":"2020"},{"key":"ref4","volume-title":"FPGA-Based Amazon EC2 F1 Computing Instances","year":"2022"},{"key":"ref5","volume-title":"Compute Optimized Instance Families With FPGAs"},{"key":"ref6","volume-title":"Machine Learning","year":"2022"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00039"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116481"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00070"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2018.00049"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056840"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM48280.2020.00018"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2021.i3.441-464"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715263"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FPL50879.2020.00039"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2018.i3.44-68"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/AsianHOST47458.2019.9006701"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3354201"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00057"},{"key":"ref20","first-page":"61","article-title":"V0LTpwn: Attacking X86 processor integrity from software","volume-title":"Proc. 29th USENIX Secur. Symp.","author":"Kenjar"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/SP40001.2021.00063"},{"key":"ref22","first-page":"74","article-title":"CLKSCREW: Exposing the perils of security-oblivious energy management","volume-title":"Proc. 26th USENIX Secur. Symp.","author":"Tang"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774663"},{"key":"ref24","first-page":"1","article-title":"Investigation of timing constraints violation as a fault injection means","volume-title":"Proc. 27th Conf. Design Circuits Integr. Syst. (DCIS)","author":"Zussa"},{"key":"ref25","volume-title":"ARMv8-A Power Management","year":"2022"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/FPL50879.2020.00046"},{"key":"ref27","volume-title":"ZCU102 Evaluation Board User Guide","year":"2019"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2019.00015"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3402937"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586262"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2020.i3.169-195"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-21040-2_15"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45203-4_23"},{"key":"ref34","volume-title":"Genesys ZU: Zynq UltraScale + MPSoC Development Board","year":"2022"},{"key":"ref35","volume-title":"ZCU104 Evaluation Board User Guide (UG1267)","year":"2018"},{"key":"ref36","first-page":"1","article-title":"VoltPillager: Hardware-based fault injection attacks against Intel SGX enclaves using the SVID voltage scaling interface","volume-title":"Proc. 30th USENIX Secur. Symp.","author":"Chen"},{"key":"ref37","volume-title":"MAX15303 PMBus Command Set User\u2019s Guide"},{"key":"ref38","volume-title":"Zynq UltraScale+ Device Technical Reference Manual","year":"2020"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-42068-0_7"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435283"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9473915"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/3555048"},{"key":"ref43","first-page":"64","article-title":"Minefield: A software-only protection for SGX enclaves against DVFS attacks","volume-title":"Proc. 31st USENIX Secur. Symp.","author":"Kogler"},{"key":"ref44","volume-title":"UltraScale Architecture System Monitor User Guide","year":"2021"},{"key":"ref45","volume-title":"ARM Cortex-A Series Programmer\u2019S Guide for ARMv8-A","year":"2015"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/HOST49136.2021.9702295"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/3338508.3359577"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45238-6_7"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/MSEC.2020.2990495"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2188769"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/3328222"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474140"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00038"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT51103.2020.00050"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643485"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/9668973\/09997521.pdf?arnumber=9997521","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,2]],"date-time":"2024-03-02T12:09:02Z","timestamp":1709381342000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9997521\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"references-count":55,"URL":"https:\/\/doi.org\/10.1109\/access.2022.3231753","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022]]}}}