{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T23:23:35Z","timestamp":1780356215147,"version":"3.54.1"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"Symbiosis International (Deemed University), Pune, India"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2023]]},"DOI":"10.1109\/access.2023.3244346","type":"journal-article","created":{"date-parts":[[2023,2,14]],"date-time":"2023-02-14T18:57:10Z","timestamp":1676401030000},"page":"14677-14692","source":"Crossref","is-referenced-by-count":21,"title":["A Novel Multicriteria Optimization Technique for VLSI Floorplanning Based on Hybridized Firefly and Ant Colony Systems"],"prefix":"10.1109","volume":"11","author":[{"given":"B.","family":"Srinivasan","sequence":"first","affiliation":[{"name":"School of Computing, SASTRA Deemed University, Thanjavur, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"R.","family":"Venkatesan","sequence":"additional","affiliation":[{"name":"School of Computing, SASTRA Deemed University, Thanjavur, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9359-2436","authenticated-orcid":false,"given":"Belqasem","family":"Aljafari","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Najran University, Najran, Saudi Arabia"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2653-3780","authenticated-orcid":false,"given":"Ketan","family":"Kotecha","sequence":"additional","affiliation":[{"name":"Symbiosis Centre for Applied Artificial Intelligence, Symbiosis International (Deemed University), Pune, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0351-7761","authenticated-orcid":false,"given":"V.","family":"Indragandhi","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering, Vellore Institute of Technology, Vellore, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5328-7672","authenticated-orcid":false,"given":"Subramaniyaswamy","family":"Vairavasundaram","sequence":"additional","affiliation":[{"name":"School of Computing, SASTRA Deemed University, Thanjavur, India"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-020-01598-w"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"900","DOI":"10.1007\/s00034-019-01054-9","article-title":"A novel B*tree crossover-based simulated annealing","volume":"39","author":"Shunmugathammal","year":"2020","journal-title":"Circuits, Syst., Signal Process."},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-015-0020-x"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/s00500-021-05591-x"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/s12065-019-00256-z"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126620500036"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.jksuci.2018.01.001"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2956595"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.4218\/etrij.2019-0412"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.autcon.2018.03.037"},{"issue":"6S3","key":"ref11","first-page":"139","article-title":"Area and interconnect length optimization for VLSI floor planning problem by using harmony search algorithm","volume":"7","author":"Venkatraman","year":"2019","journal-title":"Int. J. Recent Technol. Eng. (IJRTE)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2020.103440"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.procs.2020.03.197"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2017.03.006"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.procs.2017.12.107"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.14419\/ijet.v7i1.5.9122"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1155\/2018\/2921451"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2942839"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2017.06.013"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2729587"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/j.procs.2016.07.209"},{"issue":"7","key":"ref22","first-page":"1419","article-title":"Flow based logic design partitioning","volume":"9","author":"Patil","year":"2020","journal-title":"Int. J. Eng. Res. Technol. (IJERT)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/s12293-020-00303-8"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2942839"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3100343"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2015.09.013"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.52866\/ijcsm.2022.01.01.004"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.52866\/ijcsm.2021.02.02.004"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2952468"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.52866\/ijcsm.2019.01.01.004"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.58496\/mjcs\/2021\/003"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/s10462-016-9486-6"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.33383\/2019-029"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.58496\/mjcs\/2021\/002"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1016\/j.chaos.2020.110434"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1007\/s00500-019-04155-4"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/10005208\/10042430.pdf?arnumber=10042430","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,13]],"date-time":"2024-02-13T14:47:54Z","timestamp":1707835674000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10042430\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023]]},"references-count":36,"URL":"https:\/\/doi.org\/10.1109\/access.2023.3244346","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023]]}}}