{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,24]],"date-time":"2026-07-24T15:05:27Z","timestamp":1784905527849,"version":"3.55.0"},"reference-count":70,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2023]]},"DOI":"10.1109\/access.2023.3246491","type":"journal-article","created":{"date-parts":[[2023,2,20]],"date-time":"2023-02-20T23:25:56Z","timestamp":1676935556000},"page":"24696-24711","source":"Crossref","is-referenced-by-count":125,"title":["RISC-V Instruction Set Architecture Extensions: A Survey"],"prefix":"10.1109","volume":"11","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8134-3640","authenticated-orcid":false,"given":"Enfang","family":"Cui","sequence":"first","affiliation":[{"name":"China Telecom Research Institute, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tianzheng","family":"Li","sequence":"additional","affiliation":[{"name":"China Telecom Research Institute, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3816-3297","authenticated-orcid":false,"given":"Qian","family":"Wei","sequence":"additional","affiliation":[{"name":"China Telecom Research Institute, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3174125"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480128"},{"key":"ref12","article-title":"A survey on RISC-V security: Hardware and architecture","author":"lu","year":"2021","journal-title":"arXiv 2107 04175"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2019.8682287"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654506"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2019.1800629"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3457388.3458657"},{"key":"ref58","volume":"618","author":"tripathi","year":"2006","journal-title":"Radio Resource Management in Cellular Systems"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/HOST49136.2021.9702275"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.3390\/s22041392"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HCS52781.2021.9567324"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.2997691"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IWCMC55113.2022.9824961"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3093242"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCASIT50869.2020.9368845"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2018.8547578"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IWASI.2019.8791364"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2021.3092744"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/3092627.3092629"},{"key":"ref50","article-title":"DuVisor: A user-level hypervisor through delegated virtualization","author":"chen","year":"2022","journal-title":"arXiv 2201 09652"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3126208"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/3378904.3378926"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2022.3174587"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116567"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/SMC52423.2021.9658643"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.3390\/electronics11223833"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218496"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/5GWF52925.2021.00046"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218589"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS49936.2021.00054"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP52443.2021.00018"},{"key":"ref9","article-title":"Vortex: OpenCL compatible RISC-V GPGPU","author":"elsabbagh","year":"2020","journal-title":"arXiv 2002 12151"},{"key":"ref4","year":"2019","journal-title":"SEMICO Research Corporation"},{"key":"ref3","year":"2023","journal-title":"China RISC-V Alliance"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2021.3120538"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3063027"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714897"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00016"},{"key":"ref34","year":"0"},{"key":"ref37","article-title":"Arrow: A RISC-V vector accelerator for machine learning inference","author":"al assir","year":"2021","journal-title":"arXiv 2107 07169"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774501"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474080"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/HCS49909.2020.9220630"},{"key":"ref33","year":"2023","journal-title":"XiangShan Open-source high-performance RISC-V processor"},{"key":"ref32","year":"2023","journal-title":"BOOM The Berkeley Out-of-Order RISC-V Processor"},{"key":"ref2","year":"2023","journal-title":"European Processor Initiative"},{"key":"ref1","article-title":"Instruction sets should be free: The case for RISC-V","author":"asanovi?","year":"2014"},{"key":"ref39","first-page":"1","article-title":"Bao: A modern lightweight embedded hypervisor","author":"martins","year":"2020","journal-title":"Proc Embedded World Conf"},{"key":"ref38","first-page":"2177","article-title":"A first look at RISC-V virtualization from an embedded systems perspective","volume":"71","author":"s\u00e1","year":"2021","journal-title":"IEEE Trans Comput"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446703"},{"key":"ref24","year":"2023","journal-title":"SweRV RISC-V Core 1 1 from Western Digital"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2021.3125862"},{"key":"ref23","year":"2023","journal-title":"Source Files for SiFive’s Freedom Platforms"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2022.3170152"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.41"},{"key":"ref25","first-page":"27","article-title":"A new golden age for computer architecture: Domain-specific hardware\/software co-design, enhanced","author":"hennessy","year":"2018","journal-title":"Proc Int Symp Comput Archit (ISCA)"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00079"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.3390\/electronics10040518"},{"key":"ref64","year":"2019","journal-title":"Amd secure encrypted virtualization (sev)"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1145\/2487726.2488368"},{"key":"ref22","year":"2023","journal-title":"The rocket chip generator"},{"key":"ref66","first-page":"275","article-title":"Scalable memory protection in the PENGLAI enclave","author":"feng","year":"2021","journal-title":"Proc of the 2nd USENIX Symp on Operating Systems Design and Implementation (OSDI)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2021.3050962"},{"key":"ref65","first-page":"541","article-title":"VTZ: Virtualizing ARM trustZone","author":"hua","year":"2017","journal-title":"Proc 26th USENIX Secur Symp (USENIX Security)"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/HCS52781.2021.9567040"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/HCS52781.2021.9567066"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.3045564"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3162593"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1145\/3316482.3326356"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2983185"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/10005208\/10049118.pdf?arnumber=10049118","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,4,10]],"date-time":"2023-04-10T19:27:07Z","timestamp":1681154827000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10049118\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023]]},"references-count":70,"URL":"https:\/\/doi.org\/10.1109\/access.2023.3246491","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023]]}}}