{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T20:21:32Z","timestamp":1740169292494,"version":"3.37.3"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"funder":[{"name":"Institute of Information and Communications Technology Planning and Evaluation (IITP) funded by the Korean Government (MSIT)","award":["2019-0-00533"],"award-info":[{"award-number":["2019-0-00533"]}]},{"name":"ICT Creative Consilience Program","award":["IITP-2022-2020-0-01819"],"award-info":[{"award-number":["IITP-2022-2020-0-01819"]}]},{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea (NRF) funded by the Korean Government","doi-asserted-by":"publisher","award":["NRF-2022R1A2C1011469","NRF-2021R1C1C1012172"],"award-info":[{"award-number":["NRF-2022R1A2C1011469","NRF-2021R1C1C1012172"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2023]]},"DOI":"10.1109\/access.2023.3260179","type":"journal-article","created":{"date-parts":[[2023,3,22]],"date-time":"2023-03-22T18:03:24Z","timestamp":1679508204000},"page":"48099-48112","source":"Crossref","is-referenced-by-count":1,"title":["Vizard: Passing Over Profiling-Based Detection by Manipulating Performance Counters"],"prefix":"10.1109","volume":"11","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3992-3665","authenticated-orcid":false,"given":"Minkyu","family":"Song","sequence":"first","affiliation":[{"name":"Department of Computer Science and Engineering, Korea University, Seoul, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6377-5482","authenticated-orcid":false,"given":"Taeweon","family":"Suh","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Korea University, Seoul, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1706-6850","authenticated-orcid":false,"given":"Gunjae","family":"Koo","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Korea University, Seoul, Republic of Korea"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00068"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/3545948.3545972"},{"key":"ref12","first-page":"675","article-title":"ScatterCache: Thwarting cache attacks via cache set randomization","author":"werner","year":"2019","journal-title":"Proc 28th USENIX Secur Symp (USENIX Secur )"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/3508352.3549330"},{"journal-title":"Introduction to Cache Allocation Technology in the Intel Xeon Processor E5 v4 Family","year":"2016","key":"ref15"},{"key":"ref37","article-title":"Real time detection of spectre and meltdown attacks using machine learning","author":"ali ahmad","year":"2020","journal-title":"arXiv 2006 01442"},{"journal-title":"Affected Processors Guidance for Security Issues on Intel Processors","year":"2022","key":"ref14"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3082471"},{"journal-title":"Mastik A Micro-Architectural Side-Channel Toolkit","year":"2022","key":"ref31"},{"journal-title":"RT-Sniper PoC Program","year":"2022","key":"ref30"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250723"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123972"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086714"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2020.2976069"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.43"},{"key":"ref1","first-page":"719","article-title":"FLUSH+RELOAD: A high resolution, low noise, L3 cache side-channel attack","author":"yarom","year":"2014","journal-title":"Proc 23rd USENIX Secur Symp (USENIX Secur )"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446082"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/FMEC.2018.8364038"},{"key":"ref16","first-page":"189","article-title":"STEALTHMEM: System-level protection against cache-based side channel attacks in the cloud","author":"kim","year":"2012","journal-title":"Proc 21st USENIX Secur Symp (USENIX Secur )"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/3439189"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628104"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DSNW.2011.5958812"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/s10207-018-0411-7"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2021.3089882"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3176258.3176320"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2988370"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-30806-7_9"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317762"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-11379-1_6"},{"key":"ref22","first-page":"75","article-title":"Detecting spectre attacks by identifying cache side-channel attacks using machine learning","author":"depoix","year":"2018","journal-title":"Proc 4th Wiesbaden Workshop Adv Microkernel Oper Syst (WAMOS)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.3390\/electronics10222748"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1006\/jagm.1997.0913"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-45719-2_6"},{"journal-title":"HexPADS a Host-Based Performance-Counter-Based Attack Detection System","year":"2022","key":"ref29"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586226"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3274694.3274704"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00004"},{"key":"ref4","first-page":"549","article-title":"ARMageddon: Cache attacks on mobile devices","author":"lipp","year":"2016","journal-title":"Proc 25th USENIX Secur Symp (USENIX Secur )"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-40667-1_14"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2011.22"},{"key":"ref5","first-page":"1967","article-title":"RELOAD+REFRESH: Abusing cache replacement policies to perform stealthy cache attacks","author":"briongos","year":"2020","journal-title":"Proc 29th USENIX Secur Symp (USENIX Secur )"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TrustCom50675.2020.00123"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/10005208\/10078235.pdf?arnumber=10078235","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,19]],"date-time":"2023-06-19T18:17:57Z","timestamp":1687198677000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10078235\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023]]},"references-count":42,"URL":"https:\/\/doi.org\/10.1109\/access.2023.3260179","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2023]]}}}