{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,7]],"date-time":"2026-03-07T17:48:39Z","timestamp":1772905719037,"version":"3.50.1"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2023]]},"DOI":"10.1109\/access.2023.3265809","type":"journal-article","created":{"date-parts":[[2023,4,10]],"date-time":"2023-04-10T19:24:31Z","timestamp":1681154671000},"page":"35830-35840","source":"Crossref","is-referenced-by-count":2,"title":["<i>Mix &amp; Latch:<\/i> An Optimization Flow for High-Performance Designs With Single-Clock Mixed-Polarity Latches and Flip-Flops"],"prefix":"10.1109","volume":"11","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6713-8942","authenticated-orcid":false,"given":"Filippo","family":"Minnella","sequence":"first","affiliation":[{"name":"Department of Electronic and Telecommunications, Politecnico di Torino, Turin, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8114-250X","authenticated-orcid":false,"given":"Jordi","family":"Cortadella","sequence":"additional","affiliation":[{"name":"Department of Computer Science, Universitat Polit&#x00E8;cnica de Catalunya, Barcelona, Spain"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1026-0178","authenticated-orcid":false,"given":"Mario R.","family":"Casu","sequence":"additional","affiliation":[{"name":"Department of Electronic and Telecommunications, Politecnico di Torino, Turin, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0884-5158","authenticated-orcid":false,"given":"Mihai T.","family":"Lazarescu","sequence":"additional","affiliation":[{"name":"Department of Electronic and Telecommunications, Politecnico di Torino, Turin, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9762-6522","authenticated-orcid":false,"given":"Luciano","family":"Lavagno","sequence":"additional","affiliation":[{"name":"Department of Electronic and Telecommunications, Politecnico di Torino, Turin, Italy"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2220912"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2018.8357308"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAIE.2011.6162138"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2016.7599582"},{"key":"ref5","first-page":"241","article-title":"The advantages of latch-based design under process variation","volume-title":"Proc. IWLS","author":"Hurst"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2004.1329347"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580048"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2018.00046"},{"key":"ref9","article-title":"Optimal clocking of synchronous systems","volume-title":"Proc. ACM Int. Workshop Timing Issues Specification Synth. Digit. Syst.","author":"Sakallah"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/43.124419"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.24"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2232684"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2041845"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419801"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630154"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2013.6716531"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3068109"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2004.1337563"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699209"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882520"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/BF01759032"},{"key":"ref22","volume-title":"Optimization With Pulp","year":"2009"},{"key":"ref23","volume-title":"Common Evaluation Platform (CEP)","year":"2021"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/54.867894"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/10005208\/10097737.pdf?arnumber=10097737","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,29]],"date-time":"2024-02-29T23:12:12Z","timestamp":1709248332000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10097737\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/access.2023.3265809","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023]]}}}