{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,25]],"date-time":"2026-06-25T16:40:48Z","timestamp":1782405648212,"version":"3.54.5"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2023]]},"DOI":"10.1109\/access.2023.3290100","type":"journal-article","created":{"date-parts":[[2023,6,27]],"date-time":"2023-06-27T17:38:33Z","timestamp":1687887513000},"page":"66672-66681","source":"Crossref","is-referenced-by-count":4,"title":["High-Performance Memory Allocation on FPGA With Reduced Internal Fragmentation"],"prefix":"10.1109","volume":"11","author":[{"given":"Mohamad Mehdi","family":"Sadeghi","sequence":"first","affiliation":[{"name":"Faculty of Electrical Engineering, Shahid Beheshti University, Tehran, Iran"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7760-3411","authenticated-orcid":false,"given":"Somayeh","family":"Timarchi","sequence":"additional","affiliation":[{"name":"Cybersecurity and Computing Systems Research Group, School of Physics, Engineering and Computer Science, University of Hertfordshire, Hertfordshire, U.K."}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mahmood","family":"Fazlali","sequence":"additional","affiliation":[{"name":"Cybersecurity and Computing Systems Research Group, School of Physics, Engineering and Computer Science, University of Hertfordshire, Hertfordshire, U.K."}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/s12065-021-00612-y"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021740"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/fccm.2019.00027"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950423"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/fpt.2009.5377678"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-00641-8_17"},{"key":"ref7","first-page":"323","article-title":"Data path configuration time reduction for run-time reconfigurable systems","volume-title":"Proc. ERSA","author":"Fazlali"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-3485-4"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/lca.2015.2410791"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-60368-9_19"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/512274.512288"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/365628.365655"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/362375.362392"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/355620.361164"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/fpl.2019.00057"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/fpl.2014.6927471"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-16214-0_10"},{"key":"ref18","article-title":"A dynamic memory manager for FPGA applications","author":"\u00d6zer","year":"2014"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2018.2857040"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/fpl.2015.7293959"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/12.485574"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/lca.2022.3190048"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/359605.359626"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1961189.1961199"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2015.01.004"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2020.2978765"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2011.0075"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/10005208\/10164079.pdf?arnumber=10164079","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T11:56:01Z","timestamp":1709294161000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10164079\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/access.2023.3290100","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023]]}}}