{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,17]],"date-time":"2025-09-17T16:01:56Z","timestamp":1758124916744,"version":"3.37.3"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea (NRF) Grant funded by the Korean Government [Ministry of Science and ICT (MSIT)]","doi-asserted-by":"publisher","award":["2020R1A4A4079177"],"award-info":[{"award-number":["2020R1A4A4079177"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2023]]},"DOI":"10.1109\/access.2023.3292346","type":"journal-article","created":{"date-parts":[[2023,7,5]],"date-time":"2023-07-05T17:17:16Z","timestamp":1688577436000},"page":"70691-70697","source":"Crossref","is-referenced-by-count":1,"title":["Accurate Layout-Dependent Effect Model in 10 nm-Class DRAM Process Using Area-Efficient Array Test Circuits"],"prefix":"10.1109","volume":"11","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8674-8383","authenticated-orcid":false,"given":"Seyoung","family":"Kim","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-3769-6119","authenticated-orcid":false,"given":"Seungho","family":"Yang","sequence":"additional","affiliation":[{"name":"Memory Business Division, Samsung Electronics, Hwaseong, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hyein","family":"Lim","sequence":"additional","affiliation":[{"name":"Memory Business Division, Samsung Electronics, Hwaseong, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hyein","family":"Lee","sequence":"additional","affiliation":[{"name":"Memory Business Division, Samsung Electronics, Hwaseong, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5232-650X","authenticated-orcid":false,"given":"Jongwook","family":"Jeon","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronics Engineering, Konkuk University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jung Yun","family":"Choi","sequence":"additional","affiliation":[{"name":"Memory Business Division, Samsung Electronics, Hwaseong, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2237-3134","authenticated-orcid":false,"given":"Jaeha","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2849943"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320869"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609253"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1999.824277"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2002.1175792"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923083"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VARI.2014.6957081"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2018.8565667"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/iedm.2009.5424420"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2008.4588574"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2883710"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2501293"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2002.1001958"},{"key":"ref15","first-page":"513","article-title":"Modeling of layout-dependent stress effect in CMOS design","volume-title":"IEEE\/ACM Int. Conf. Comput.-Aided Design-Dig. Tech. Papers","author":"Wang"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.2018.8383758"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357060"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2158863"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/iedm.1999.824296"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2005.1568798"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249396"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/EDSSC.2005.1635201"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.881001"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131614"},{"key":"ref26","first-page":"T114","article-title":"Layout-induced stress effects in 14 nm & 10 nm FinFETs and their impact on performance","volume-title":"Proc. Symp. VLSI Technol.","author":"Bardon"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISSE49702.2020.9121152"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.2015.7106119"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2017.7998182"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2022.105449"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3179382"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2008.2010745"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770778"},{"volume-title":"BSIM4.6.1 MOSFET model-user\u2019s manual","year":"2006","author":"Dunga","key":"ref34"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/3401025.3401742"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/10005208\/10173498.pdf?arnumber=10173498","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T13:16:58Z","timestamp":1709299018000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10173498\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/access.2023.3292346","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2023]]}}}