{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T20:21:50Z","timestamp":1740169310739,"version":"3.37.3"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100004541","name":"Ministry of Education, Government of India","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004541","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2023]]},"DOI":"10.1109\/access.2023.3294544","type":"journal-article","created":{"date-parts":[[2023,7,12]],"date-time":"2023-07-12T17:24:31Z","timestamp":1689182671000},"page":"73198-73217","source":"Crossref","is-referenced-by-count":3,"title":["On the Design of SSRS and RS Codes for Enhancing the Integrity of Information Storage in NAND Flash Memories"],"prefix":"10.1109","volume":"11","author":[{"ORCID":"https:\/\/orcid.org\/0009-0001-4613-1773","authenticated-orcid":false,"given":"G.","family":"Achala","sequence":"first","affiliation":[{"name":"National Institute of Technology, Karnataka (NIT-K), Surathkal, India"}]},{"given":"U. Shripathi","family":"Acharya","sequence":"additional","affiliation":[{"name":"National Institute of Technology, Karnataka (NIT-K), Surathkal, India"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9168-2753","authenticated-orcid":false,"given":"Pathipati","family":"Srihari","sequence":"additional","affiliation":[{"name":"National Institute of Technology, Karnataka (NIT-K), Surathkal, India"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2713127"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2022.3166466"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669118"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICIINFS.2010.5578724"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1002\/9780470181355"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.811702"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2004319"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1504\/ijict.2012.045747"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2694613"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds:20060275"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCNC.2012.6167470"},{"volume-title":"Tn-29-07: Small-Block vs. Large-Block NAND Flash Devices Array Organization","year":"2005","key":"ref12"},{"volume-title":"16Gb, 32Gb, 64Gb, 128Gb Asynchronous\/Synchronous NAND Features","year":"2009","key":"ref13"},{"key":"ref14","first-page":"1","article-title":"Low-latency BCH-CRC decoder for 3D CT NAND flash memory applications","volume-title":"Proc. Silicon Nanoelectronics Workshop (SNW)","author":"Hu"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IEA.2019.8715063"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCE-ASIA.2018.8552109"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2922983"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"225","DOI":"10.1016\/j.measurement.2015.04.003","article-title":"Modelling and characterization of NAND flash memory channels","volume":"70","author":"Xu","year":"2015","journal-title":"Measurement"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2015.7248333"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176524"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2014.021514.130287"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1977.1055718"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2008.4558857"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISSC52156.2021.9467859"},{"volume-title":"Enabling Software BCH Error Correction Code (ECC) on a Linux Platform","year":"2012","key":"ref25"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2024154"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3016979"},{"key":"ref28","article-title":"DNN-aided read-voltage threshold optimization for MLC flash memory with finite block length","author":"Wang","year":"2020","journal-title":"arXiv:2004.05340"},{"volume-title":"F26 32Gb MLC NAND Flash Memory TSOP Legacy","year":"2011","key":"ref29"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2014.6849389"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2714902"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9473974"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2021.3112908"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2009.25"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/18.705564"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2001.936041"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1002\/0471739219"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2020.2974723"},{"volume-title":"Error Control Systems for Digital Communication and Storage","year":"1994","author":"Wicker","key":"ref39"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/10005208\/10179920.pdf?arnumber=10179920","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,14]],"date-time":"2024-03-14T02:40:32Z","timestamp":1710384032000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10179920\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023]]},"references-count":39,"URL":"https:\/\/doi.org\/10.1109\/access.2023.3294544","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2023]]}}}