{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,4]],"date-time":"2025-04-04T05:45:43Z","timestamp":1743745543142,"version":"3.37.3"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62074112"],"award-info":[{"award-number":["62074112"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Shanghai Municipal Science and Technology Major Project","award":["2021 SHZDZX0100"],"award-info":[{"award-number":["2021 SHZDZX0100"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2023]]},"DOI":"10.1109\/access.2023.3298025","type":"journal-article","created":{"date-parts":[[2023,7,24]],"date-time":"2023-07-24T17:51:52Z","timestamp":1690221112000},"page":"82548-82555","source":"Crossref","is-referenced-by-count":2,"title":["A Boundary Mixing Architecture for Two-Channel Frequency-Interleaving Analog-to-Digital Converters"],"prefix":"10.1109","volume":"11","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1621-8800","authenticated-orcid":false,"given":"Wenli","family":"Xu","sequence":"first","affiliation":[{"name":"College of Electrical Information and Engineering, Tongji University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7320-3728","authenticated-orcid":false,"given":"Zihao","family":"Du","sequence":"additional","affiliation":[{"name":"College of Electrical Information and Engineering, Tongji University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lei","family":"Qiu","sequence":"additional","affiliation":[{"name":"College of Electrical Information and Engineering, Tongji University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2869214"},{"key":"ref12","first-page":"2022","article-title":"Analysis and design of high performance frequency-interleaved ADC","author":"lei","year":"2013","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1063\/5.0039666"},{"key":"ref14","first-page":"248","article-title":"13.6 A 42Gb\/s 60 GHz CMOS transceiver for IEEE 802.11ay","author":"wu","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2012213"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2010.2045254"},{"key":"ref22","first-page":"13","article-title":"Modelling the imperfections of analog circuits using second-order statistics","author":"asemani","year":"2016","journal-title":"Proc IEEE Int Symp Commun Control Signal Process"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.893734"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2004.1326428"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573537"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2776918"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"789","DOI":"10.1109\/82.769786","article-title":"A novel adaptive mismatch cancellation system for quadrature IF radio receivers","volume":"46","author":"yu","year":"1999","journal-title":"IEEE Trans Circuits Syst II Analog Digit Signal Process"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2016.2516966"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-013-9657-5"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.1998.776582"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1049\/el.2016.2433"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MWSYM.2007.380324"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3027310"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2014.6858451"},{"key":"ref3","first-page":"472","article-title":"A 14b 80MS\/s SAR ADC with 73.6dB SNDR in 65nm CMOS","author":"kapusta","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/78.668549"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1980.1051512"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/10005208\/10190555.pdf?arnumber=10190555","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,28]],"date-time":"2023-08-28T18:04:23Z","timestamp":1693245863000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10190555\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/access.2023.3298025","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2023]]}}}