{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,2]],"date-time":"2025-05-02T12:39:23Z","timestamp":1746189563296,"version":"3.37.3"},"reference-count":103,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2023]]},"DOI":"10.1109\/access.2023.3299848","type":"journal-article","created":{"date-parts":[[2023,7,28]],"date-time":"2023-07-28T17:35:24Z","timestamp":1690565724000},"page":"79801-79822","source":"Crossref","is-referenced-by-count":2,"title":["High-Performance and Power-Saving Mechanism for Page Activations Based on Full Independent DRAM Sub-Arrays in Multi-Core Systems"],"prefix":"10.1109","volume":"11","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2400-1599","authenticated-orcid":false,"given":"Tareq A.","family":"Alawneh","sequence":"first","affiliation":[{"name":"Electrical Engineering Department, Al-Balqa Applied University, Amman, Jordan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mutsam M.","family":"Jarajreh","sequence":"additional","affiliation":[{"name":"Computer Engineering Department, Fahad Bin Sultan University, Tabuk, Saudia Arabia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4573-1328","authenticated-orcid":false,"given":"Jawdat S.","family":"Alkasassbeh","sequence":"additional","affiliation":[{"name":"Electrical Engineering Department, Al-Balqa Applied University, Amman, Jordan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5327-0288","authenticated-orcid":false,"given":"Ahmed A. M.","family":"Sharadqh","sequence":"additional","affiliation":[{"name":"Electrical Engineering Department, Al-Balqa Applied University, Amman, Jordan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2016.7847925"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/JEEIT58638.2023.10185689"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.7350"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218719"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC53507.2021.9613990"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2019.102942"},{"key":"ref55","doi-asserted-by":"crossref","first-page":"475","DOI":"10.1109\/DSN53405.2022.00054","article-title":"Understanding RowHammer under reduced wordline voltage: An experimental study using real DRAM devices","author":"yaglik\u00e7i","year":"2022","journal-title":"Proc 52nd Annu IEEE\/IFIP Int Conf Dependable Syst Netw (DSN)"},{"key":"ref54","doi-asserted-by":"crossref","first-page":"815","DOI":"10.1109\/MICRO56248.2022.00062","article-title":"HiRA: Hidden row activation for reducing refresh latency of off-the-shelf DRAM chips","author":"yaglik\u00e7i","year":"2022","journal-title":"Proc 55th IEEE\/ACM Int Symp Microarchitecture (MICRO)"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/2939370"},{"key":"ref50","first-page":"185","article-title":"RowClone: Fast and Energy-Efficient in-DRAM Bulk Data Copy and Initialization","author":"vivek seshadri","year":"2013","journal-title":"2013 46th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322231"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830827"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2016.2525760"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485955"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00061"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3219437"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/3566097.3568350"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3238292"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446095"},{"journal-title":"DDR3 SDRAM","year":"2023","key":"ref8"},{"journal-title":"DDR2 SDRAM","year":"2023","key":"ref7"},{"journal-title":"DDR4 SDRAM","year":"2023","key":"ref9"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC47752.2019.9041963"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771792"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.11"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.26599\/TST.2019.9010077"},{"key":"ref100","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542289"},{"key":"ref101","first-page":"271","article-title":"A dynamic compilation framework for controlling microprocessor energy and performance","author":"wu","year":"2005","journal-title":"Proc 38th Annu IEEE\/ACM Int Symp Microarchitecture (MICRO)"},{"article-title":"Indexing memory banks to maximize page mode hit percentage and minimize memory latency","year":"1996","author":"tomas","key":"ref40"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.35"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815983"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00036"},{"journal-title":"2Gb X4 x8 x16 DDR3 SDRAM Features","year":"2023","key":"ref36"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446096"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853230"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.43"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/PCCC.2016.7820660"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1140389.1140396"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2013.6582088"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/EMPDP.2019.8671566"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3203217.3203279"},{"key":"ref26","first-page":"615","article-title":"Tiered-latency DRAM: A low latency and low cost DRAM architecture","author":"lee","year":"2013","journal-title":"Proc IEEE 19th Int Symp High Perform Comput Archit (HPCA)"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2479587"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237032"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665724"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00063"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3078505.3078533"},{"key":"ref29","article-title":"LISA: Increasing internal connectivity in DRAM for fast data movement and low latency","author":"chang","year":"2018","journal-title":"arXiv 1805 03184"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2017.2763141"},{"key":"ref12","article-title":"Reducing DRAM refresh overheads with refresh-access parallelism","author":"chang","year":"2018","journal-title":"arXiv 1805 01289"},{"key":"ref15","first-page":"337","article-title":"ESKIMO–energy savings using semantic knowledge of inconsequential memory occupancy for DRAM subsystem","author":"isen","year":"2009","journal-title":"Proc MICRO"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196136"},{"key":"ref97","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750404"},{"key":"ref96","doi-asserted-by":"publisher","DOI":"10.1145\/3196886"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3339851"},{"key":"ref99","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993649"},{"journal-title":"DDR SDRAM","year":"2023","key":"ref10"},{"key":"ref98","first-page":"1","article-title":"Architecting for power management: The IBM POWER7 approach","author":"ware","year":"2010","journal-title":"Proc HPCA"},{"key":"ref17","first-page":"235","article-title":"Mediabench: A tool for evaluating and synthesizing multimedia and communications systems","author":"lee","year":"1997","journal-title":"Proc MICRO"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3457388.3458660"},{"journal-title":"Calculating Memory System Power for DDR3","year":"2023","key":"ref19"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"journal-title":"4Gb x4 x8 x16 DDR4 SDRAM features","year":"2023","key":"ref93"},{"key":"ref92","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00078"},{"key":"ref95","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2015.4"},{"journal-title":"Vivado Design Suite HLx Editions 2022 2","year":"2022","key":"ref94"},{"key":"ref91","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.22"},{"key":"ref90","doi-asserted-by":"publisher","DOI":"10.1007\/11556930_48"},{"key":"ref89","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.13"},{"key":"ref86","doi-asserted-by":"publisher","DOI":"10.1504\/IJHPSA.2012.050990"},{"article-title":"Low energy DRAM controller for computer systems","year":"2019","author":"trejo","key":"ref85"},{"key":"ref88","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337161"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1145\/1961296.1950391"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322232"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1145\/2934583.2934632"},{"key":"ref84","first-page":"213","article-title":"A performance comparison of DRAM memory system optimizations for SMT processors","author":"zhu","year":"2005","journal-title":"Proc 11th Int Symp High-Perform Comput Archit"},{"article-title":"Memory power consumption in main-memory database systems","year":"2022","author":"karyakin","key":"ref83"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2011.17"},{"article-title":"Enabling big memory with emerging technologies","year":"2016","author":"shevgoor","key":"ref79"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155624"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.21"},{"key":"ref74","article-title":"Exploiting the DRAM microarchitecture to increase memory-level parallelism","author":"kim","year":"2018","journal-title":"arXiv 1805 01966"},{"article-title":"Modern DRAM memory systems: Performance analysis and a high performance, power-constrained DRAM scheduling algorithm","year":"2005","author":"wang","key":"ref77"},{"key":"ref102","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.58"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2018.00062"},{"article-title":"3D-DATE: A circuit-level three-dimensional DRAM area, timing, and energy model","year":"2018","author":"park","key":"ref103"},{"article-title":"Reducing DRAM latency at low cost by exploiting heterogeneity","year":"2016","author":"lee","key":"ref2"},{"key":"ref1","article-title":"Dataplant: Enhancing system security with low-cost in-DRAM value generation primitives","author":"orosa","year":"2019","journal-title":"arXiv 1902 07344"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2417540"},{"article-title":"Architecture support for emerging memory technologies","year":"2013","author":"fang","key":"ref70"},{"article-title":"Addressing prolonged restore challenges in future scaling DRAMs","year":"2017","author":"zhang","key":"ref73"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540726"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1145\/1998582.1998590"},{"key":"ref67","article-title":"VAR-DRAM: Variation-aware framework for efficient dynamic random access memory design","author":"goswami","year":"2022","journal-title":"arXiv 2201 06853"},{"article-title":"High-level power estimation and optimization of DRAMs","year":"2014","author":"chandrasekar","key":"ref69"},{"key":"ref64","first-page":"26","article-title":"A proximity scheme for instruction caches in tiled CMP architectures","author":"alawneh","year":"2015","journal-title":"Proc PARS"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/COMST.2015.2481183"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1145\/3084447"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056040"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-13-2423-9_9"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1145\/2536430.2536435"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00033"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/10005208\/10196422.pdf?arnumber=10196422","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,25]],"date-time":"2024-10-25T07:51:15Z","timestamp":1729842675000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10196422\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023]]},"references-count":103,"URL":"https:\/\/doi.org\/10.1109\/access.2023.3299848","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2023]]}}}