{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,20]],"date-time":"2026-06-20T16:19:30Z","timestamp":1781972370224,"version":"3.54.5"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"SK Hynix Inc. (Artificial Intelligence (AI) Processing-In-Memory (PIM) Platform Development, 50%) and the Institute for Information and Communications Technology Planning & Evaluation"},{"name":"Korean Government (Ministry of Science and ICT, MSIT)"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2023]]},"DOI":"10.1109\/access.2023.3300893","type":"journal-article","created":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T18:18:27Z","timestamp":1690913907000},"page":"81143-81156","source":"Crossref","is-referenced-by-count":4,"title":["BL-PIM: Varying the Burst Length to Realize the All-Bank Performance and Minimize the Multi-Workload Interference for in-DRAM PIM"],"prefix":"10.1109","volume":"11","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6224-7074","authenticated-orcid":false,"given":"Chang Hyun","family":"Kim","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, Korea University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6161-0871","authenticated-orcid":false,"given":"Won Jun","family":"Lee","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Korea University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8294-1079","authenticated-orcid":false,"given":"Yoonah","family":"Paik","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Korea University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6259-9413","authenticated-orcid":false,"given":"Seok Young","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Korea University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6555-1741","authenticated-orcid":false,"given":"Seon Wook","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Korea University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2014.2319077"},{"key":"ref35","year":"2022","journal-title":"Xilinx DDR4 Controller"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2022.3164338"},{"key":"ref34","year":"2022","journal-title":"ONNX and Azure Machine Learning Create and Accelerate ML Models"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416628"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2011.17"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.19"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2984496"},{"key":"ref31","year":"2021","journal-title":"Open Neural Network Exchange (ONNX)"},{"key":"ref30","year":"2008","journal-title":"Direct Memory Access (DMA) (Part III)"},{"key":"ref11","article-title":"RoBERTa: A robustly optimized BERT pretraining approach","author":"liu","year":"2019","journal-title":"arXiv 1907 11692"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2694730.2694732"},{"key":"ref10","first-page":"1","article-title":"Exploring the limits of transfer learning with a unified text-to-text transformer","volume":"21","author":"raffel","year":"2020","journal-title":"J Mach Learn Res"},{"key":"ref32","year":"2021","journal-title":"Onnx runtime"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124545"},{"key":"ref39","first-page":"1","article-title":"Performance characterization of spec cpu benchmarks on intel’s core microarchitecture based processor","author":"bird","year":"2007","journal-title":"Proc SPEC Benchmark Workshop"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2018.8547545"},{"key":"ref38","year":"2022","journal-title":"Calculating memory power for DDR4 SDRAM"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2021.3065365"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062977"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00040"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2019.8875680"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2012.13"},{"key":"ref25","year":"2022","journal-title":"JEDEC Solid State Technology Association and Others Jedec Standard DDR4 SDRAM"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3203051"},{"key":"ref41","first-page":"1877","article-title":"Language models are few-shot learners","volume":"33","author":"brown","year":"2020","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00013"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HCS55958.2022.9895629"},{"key":"ref28","first-page":"40","article-title":"A 1.2 V 38 nm 2.4Gb\/s\/pin 2Gb DDR4 SDRAM with bank group and Ô4 half-page architecture","author":"koo","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00059"},{"key":"ref29","article-title":"Sectored DRAM: An energy-efficient high-throughput and practical fine-grained DRAM architecture","author":"olgun","year":"2022","journal-title":"arXiv 2207 13795"},{"key":"ref8","article-title":"BERT: Pre-training of deep bidirectional transformers for language understanding","author":"devlin","year":"2018","journal-title":"arXiv 1810 04805"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2013.6638947"},{"key":"ref9","first-page":"5998","article-title":"Attention is all you need","author":"vaswani","year":"2017","journal-title":"Proc NIPS"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00474"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298594"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1162\/neco.1997.9.8.1735"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/78.650093"},{"key":"ref40","year":"2022","journal-title":"ChatGPT"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/10005208\/10198428.pdf?arnumber=10198428","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,28]],"date-time":"2023-08-28T18:12:50Z","timestamp":1693246370000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10198428\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023]]},"references-count":41,"URL":"https:\/\/doi.org\/10.1109\/access.2023.3300893","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023]]}}}