{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,29]],"date-time":"2026-04-29T18:43:52Z","timestamp":1777488232626,"version":"3.51.4"},"reference-count":54,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"funder":[{"name":"Spanish State Investigation Agency","award":["PID2022-138696OB-C21"],"award-info":[{"award-number":["PID2022-138696OB-C21"]}]},{"name":"Madrid Government (Comunidad de Madrid-Spain) under the Multiannual Agreement with University Carlos III of Madrid (UC3M) in the Line of Excellence of University Professors","award":["EPUC3M26"],"award-info":[{"award-number":["EPUC3M26"]}]},{"name":"Context of the V Regional Programme of Research and Technological Innovation"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2023]]},"DOI":"10.1109\/access.2023.3332294","type":"journal-article","created":{"date-parts":[[2023,11,13]],"date-time":"2023-11-13T19:28:08Z","timestamp":1699903688000},"page":"128706-128723","source":"Crossref","is-referenced-by-count":5,"title":["Supervised Triple Macrosynchronized Lockstep (STMLS) Architecture for Multicore Processors"],"prefix":"10.1109","volume":"11","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0414-5365","authenticated-orcid":false,"given":"Pablo M.","family":"Aviles","sequence":"first","affiliation":[{"name":"Electronic Technology Department, University Carlos III of Madrid, Madrid, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2595-1828","authenticated-orcid":false,"given":"Jose A.","family":"Belloch","sequence":"additional","affiliation":[{"name":"Electronic Technology Department, University Carlos III of Madrid, Madrid, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6021-165X","authenticated-orcid":false,"given":"Luis","family":"Entrena","sequence":"additional","affiliation":[{"name":"Electronic Technology Department, University Carlos III of Madrid, Madrid, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5870-6493","authenticated-orcid":false,"given":"Almudena","family":"Lindoso","sequence":"additional","affiliation":[{"name":"Electronic Technology Department, University Carlos III of Madrid, Madrid, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","first-page":"1","article-title":"SEU and SET-tolerant ARM Cortex-R4 CPU for space and avionics applications","volume-title":"Proc. Workshop Manufacturable Dependable Multi-Core Architectures Nanosc.","author":"Ghahroodi"},{"key":"ref2","volume-title":"UT700 32-bit Fault-Tolerant SPARC V8\/LEON 3FT Processor","year":"2015"},{"key":"ref3","volume-title":"RAD750 radiation hardened PowerPC microprocessor","author":"Berger","year":"2000"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-73802-4"},{"key":"ref5","article-title":"Recommendations on use of commercial-off-the-shelf (COTS) electrical, electronic, and electromechanical (EEE) parts for NASA missions","author":"Hodson","year":"2020"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456992"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2015.2492824"},{"key":"ref8","first-page":"1","article-title":"A survey of fault tolerance approaches on different architecture levels","volume-title":"Proc. 30th Int. Conf. Archit. Comput. Syst. (ARCS)","author":"Osinski"},{"key":"ref9","volume-title":"Cortex-R5 and Cortex-R5F. Technical Reference Manual, Version R1P1 Issue C","year":"2011"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2021.3129164"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2022.114679"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-6993-4"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2006.24"},{"key":"ref14","article-title":"Hercules\u2122 microcontrollers: Real-time MCUs for safety-critical products","author":"Greb","year":"2011"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2018.2852606"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2022.3149867"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DSN-W.2016.57"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3323917"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2018.2799799"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2021.114297"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/342001.339652"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/BF02828616"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2007.4288106"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2006.1"},{"key":"ref25","volume-title":"High-level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip","author":"Wang","year":"2017"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2021.114323"},{"key":"ref27","volume-title":"ARM Cortex-A53 MPCore Processor. Technical Reference Manual, Revision R0P4","year":"2018"},{"key":"ref28","volume-title":"ARMv8-A Instruction Set Architecture, Issue 1.1","year":"2020"},{"key":"ref29","volume-title":"ARM Architecture Reference Manual. ARMv7-A and ARMv7-R Edition, Issue C.d","year":"2018"},{"key":"ref30","volume-title":"Zynq UltraScale+ Device Technical Reference Manual, UG1085 (V2.3.1)","year":"2023"},{"key":"ref31","volume-title":"Block Memory Generator V8.4 LogiCORE IP Product Guide, PG058","year":"2021"},{"key":"ref32","volume-title":"AXI Block RAM (BRAM) Controller V4.1 LogiCORE IP Product Guide, PG078","year":"2019"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1147\/rd.144.0395"},{"key":"ref34","volume-title":"Mailbox V2.1 LogiCORE IP Product Guide Vivado Design Suite, PG114","year":"2018"},{"key":"ref35","volume-title":"SmartConnect V1.0 LogiCORE IP Product Guide, PG247","year":"2022"},{"key":"ref36","volume-title":"Ultra96-V2 Single Board Computer Hardware User\u2019s Guide, Version 1.3","year":"2021"},{"key":"ref37","volume-title":"Vitis Unified Software Platform, V.2021.2","year":"2021"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/23.903784"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2015.2498313"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/MSECP.2003.1193210"},{"key":"ref41","volume-title":"NIR HAWAII-2RG Data Processing Algorithms\u2014Benchmarking Software","year":"2018"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1117\/12.790382"},{"key":"ref43","volume-title":"Vivado ML Edition, V.2021.2","year":"2021"},{"key":"ref44","volume-title":"Xilinx Power Estimator, V.2023.1.2","year":"2023"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/les.2023.3240625"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS48785.2022.9937320"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/SmartWorld-UIC-ATC-SCALCOM-IOP-SCI.2019.00240"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/PADSW.2018.8644620"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2017.8344628"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2055907"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/ICICES.2014.7034183"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164931"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1016\/j.suscom.2017.10.015"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-44534-8_14"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/10005208\/10315116.pdf?arnumber=10315116","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,14]],"date-time":"2024-03-14T04:13:46Z","timestamp":1710389626000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10315116\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023]]},"references-count":54,"URL":"https:\/\/doi.org\/10.1109\/access.2023.3332294","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023]]}}}