{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,11]],"date-time":"2025-12-11T21:03:25Z","timestamp":1765487005926,"version":"3.37.3"},"reference-count":48,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"Secure Systems Research Center (SSRC) - Technology Innovation Institute"},{"name":"Zero-Day Labs"},{"DOI":"10.13039\/501100001871","name":"FCT\u2014Funda\u00e7\u00e3o para a Ci\u00eancia e Tecnologia within the Research and Development Units Projec Scope","doi-asserted-by":"publisher","award":["UIDB\/00319\/2020"],"award-info":[{"award-number":["UIDB\/00319\/2020"]}],"id":[{"id":"10.13039\/501100001871","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Scholarships Project Scope","award":["SFRH\/BD\/07707\/2021"],"award-info":[{"award-number":["SFRH\/BD\/07707\/2021"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2024]]},"DOI":"10.1109\/access.2024.3352114","type":"journal-article","created":{"date-parts":[[2024,1,10]],"date-time":"2024-01-10T20:12:21Z","timestamp":1704917541000},"page":"9822-9833","source":"Crossref","is-referenced-by-count":3,"title":["\u201cInterrupting\u201d the Status Quo: A First Glance at the RISC-V Advanced Interrupt Architecture (AIA)"],"prefix":"10.1109","volume":"12","author":[{"ORCID":"https:\/\/orcid.org\/0009-0001-1624-6510","authenticated-orcid":false,"given":"Francisco","family":"Marques","sequence":"first","affiliation":[{"name":"Centro ALGORITMI\/LASI, Universidade do Minho, Guimarães, Portugal"}]},{"given":"Manuel","family":"Rodr\u00edguez","sequence":"additional","affiliation":[{"name":"Centro ALGORITMI\/LASI, Universidade do Minho, Guimarães, Portugal"}]},{"given":"Bruno","family":"S\u00e1","sequence":"additional","affiliation":[{"name":"Centro ALGORITMI\/LASI, Universidade do Minho, Guimarães, Portugal"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4580-7484","authenticated-orcid":false,"given":"Sandro","family":"Pinto","sequence":"additional","affiliation":[{"name":"Centro ALGORITMI\/LASI, Universidade do Minho, Guimarães, Portugal"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/PACCS.2010.5626805"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICSAMOS.2007.4285737"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2015.2397604"},{"issue":"10","key":"ref4","first-page":"1446","article-title":"IDevelopment of customized interrupt controller logic","volume":"3","author":"Harnath","year":"2015","journal-title":"Int. J. VLSI Des. Commun. Syst."},{"volume-title":"Arm Generic Interrupt Controller Architecture Specification GIC Architecture Version 3 and Version 4","year":"2022","key":"ref5"},{"volume-title":"Intel64 and IA-32 Architectures Software Developers Manual","year":"2023","key":"ref6"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2019.00037"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2019.00032"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS58335.2023.00011"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00016"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10137252"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3528416.3530869"},{"volume-title":"RISC-V Platform-Level Interrupt Controller Specification, Document Version 1.0.0","year":"2023","key":"ref13"},{"volume-title":"RISC-V Advanced Interrupt Architecture (AIA)","year":"2023","author":"Hauser","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HCS59251.2023.10254698"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3124320"},{"volume-title":"The RISC-V instruction set manual, volume II: Privileged architecture, document version 20211203","year":"2021","author":"Waterman","key":"ref17"},{"volume-title":"RISC-V IOPMP Architecture Specification. Version 1.0.0","year":"2023","key":"ref18"},{"volume-title":"RISC-V IOMMU Specification Document. Version 1.0","year":"2023","key":"ref19"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2950087"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3302837"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3398665"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086713"},{"key":"ref25","first-page":"1","article-title":"BAO: A lightweight static partitioning hypervisor for modern multi-core embedded systems","volume-title":"Proc. Workshop Next Gener. Real-time Embedded Syst. (NG-RES)","author":"Martins"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2023.3248300"},{"volume-title":"Cocotb: A Python-based digital logic verification framework","year":"2018","author":"Rosser","key":"ref27"},{"key":"ref28","first-page":"1","article-title":"OpenPiton$Ariane: The first open-source, SMP Linux-booting RISC-V system scaling from one to many cores","volume-title":"Proc. Workshop Comput. Archit. Res. RISC-V (CARRV)","author":"Balkind"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415753"},{"key":"ref30","article-title":"A high-performance, energy-efficient modular DMA engine architecture","author":"Benz","year":"2023","journal-title":"arXiv:2305.05240"},{"volume-title":"Trap-less virtual interrupt for KVM on RISC-V","year":"2020","author":"Zhao","key":"ref31"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/PDP.2015.108"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1994.404555"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/RTEST.2015.7369843"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/IPCCC50635.2020.9391536"},{"issue":"1","key":"ref36","first-page":"59","article-title":"FPGA design of an efficient and low-cost smart phone interrupt controller","volume":"37","author":"De Alba","year":"2007","journal-title":"Latin Amer. Appl. Res."},{"key":"ref37","first-page":"468","article-title":"Design of many core interrupt controller based on ARMv8 architecture","volume":"14","author":"Li","year":"2015","journal-title":"WSEAS Trans. Circuits Syst."},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAIE.2011.6162130"},{"volume-title":"Cortex-M3 Technical Reference Manual","year":"2010","key":"ref39"},{"volume-title":"Application Note GIC Stream Protocol Interface","year":"2020","key":"ref40"},{"volume-title":"ARM Generic Interrupt Controller Architecture Version 2.0\u2014Architecture Specification","year":"2008","key":"ref41"},{"volume-title":"Locality-Specific Peripheral Interrupts Arm Generic Interrupt Controller V3 and V4","year":"2022","key":"ref42"},{"volume-title":"Versal Adaptive SoC Technical Reference Manual (AM011)","year":"2023","key":"ref43"},{"volume-title":"SiFive Performance P400-Series","year":"2023","key":"ref44"},{"volume-title":"SiFive Performance P600-Series","year":"2022","key":"ref45"},{"volume-title":"GRLIB IP Core Users Manual","year":"2022","key":"ref46"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/DSN-W50199.2020.00020"},{"volume-title":"eVocore P8700 Multiprocessing System","year":"2023","key":"ref48"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/10380310\/10387321.pdf?arnumber=10387321","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T01:51:24Z","timestamp":1706752284000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10387321\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"references-count":48,"URL":"https:\/\/doi.org\/10.1109\/access.2024.3352114","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2024]]}}}