{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T23:46:59Z","timestamp":1783036019429,"version":"3.54.6"},"reference-count":60,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100001871","name":"Funda\u00e7\u00e3o para a Ci\u00eancia e a Tecnologia","doi-asserted-by":"publisher","award":["2022.06780.PTDC (DOI: 10.54499\/2022.06780.PTDC)"],"award-info":[{"award-number":["2022.06780.PTDC (DOI: 10.54499\/2022.06780.PTDC)"]}],"id":[{"id":"10.13039\/501100001871","id-type":"DOI","asserted-by":"publisher"}]},{"name":"projects","award":["UIDB\/50008\/2020"],"award-info":[{"award-number":["UIDB\/50008\/2020"]}]},{"name":"projects","award":["UIDB\/50021\/2020 (DOI: 10.54499\/UIDB\/50021\/2020)"],"award-info":[{"award-number":["UIDB\/50021\/2020 (DOI: 10.54499\/UIDB\/50021\/2020)"]}]},{"name":"projects","award":["EXPL\/EEI-HAC\/1511\/2021 (DOI: 10.54499\/EXPL\/EEI-HAC\/1511\/2021)"],"award-info":[{"award-number":["EXPL\/EEI-HAC\/1511\/2021 (DOI: 10.54499\/EXPL\/EEI-HAC\/1511\/2021)"]}]},{"name":"projects","award":["2022.11626.BD"],"award-info":[{"award-number":["2022.11626.BD"]}]},{"name":"research","award":["SFRH\/BD\/144047\/2019"],"award-info":[{"award-number":["SFRH\/BD\/144047\/2019"]}]},{"name":"European High Performance Computing Joint Undertaking (JU) under Framework Partnership Agreement","award":["800928"],"award-info":[{"award-number":["800928"]}]},{"name":"Specific Grant Agreement","award":["101036168 (EPI SGA2)"],"award-info":[{"award-number":["101036168 (EPI SGA2)"]}]},{"name":"European Union\u2019s Horizon 2020 research and innovation programme and from Croatia, France, Germany, Greece, Italy, Netherlands, Portugal, Spain, Sweden, and Switzerland"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2024]]},"DOI":"10.1109\/access.2024.3352924","type":"journal-article","created":{"date-parts":[[2024,1,11]],"date-time":"2024-01-11T18:24:04Z","timestamp":1704997444000},"page":"10349-10365","source":"Crossref","is-referenced-by-count":6,"title":["NDPmulator: Enabling Full-System Simulation for Near-Data Accelerators From Caches to DRAM"],"prefix":"10.1109","volume":"12","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0038-2830","authenticated-orcid":false,"given":"Jo\u00e3o","family":"Vieira","sequence":"first","affiliation":[{"name":"Instituto de Engenharia de Sistemas e Computadores-Investiga&#x00E7;&#x00E3;o e Desenvolvimento (INESC-ID), Instituto Superior T&#x00E9;cnico, University of Lisbon, Lisbon, Portugal"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2491-4977","authenticated-orcid":false,"given":"Nuno","family":"Roma","sequence":"additional","affiliation":[{"name":"Instituto de Engenharia de Sistemas e Computadores-Investiga&#x00E7;&#x00E3;o e Desenvolvimento (INESC-ID), Instituto Superior T&#x00E9;cnico, University of Lisbon, Lisbon, Portugal"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9805-6747","authenticated-orcid":false,"given":"Gabriel","family":"Falcao","sequence":"additional","affiliation":[{"name":"Instituto de Telecomunica&#x00E7;&#x00F5;es, University of Coimbra, Coimbra, Portugal"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8083-4432","authenticated-orcid":false,"given":"Pedro","family":"Tom\u00e1s","sequence":"additional","affiliation":[{"name":"Instituto de Engenharia de Sistemas e Computadores-Investiga&#x00E7;&#x00E3;o e Desenvolvimento (INESC-ID), Instituto Superior T&#x00E9;cnico, University of Lisbon, Lisbon, Portugal"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3296957.3173177"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.21"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2955864"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527432"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00057"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00067"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2022.3164651"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527388"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2434872"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00040"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942101"},{"key":"ref14","first-page":"259","article-title":"Cache automaton","volume-title":"Proc. 50th Annu. IEEE\/ACM Int. Symp. Microarchitecture (MICRO)","author":"Subramaniyan"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00058"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2445741"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00059"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.001.2200272"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.001.21664"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2016.2566928"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TNB.2022.3152228"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1142\/S0218127421300202"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.12"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2016.7833679"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-53273-4_12"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00056"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/CAHPC.2018.8645905"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP40776.2020.9054326"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-020-01626-y"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00082"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183520"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/DSD57027.2022.00090"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527431"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/3589995"},{"key":"ref35","article-title":"Enabling the adoption of processing-in-memory: Challenges, mechanisms, future research directions","author":"Ghose","year":"2018","journal-title":"arXiv:1802.00320"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2022.102561"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2177457"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2514641.2514647"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2780239"},{"key":"ref40","first-page":"1","article-title":"NAPEL: Near-memory computing application performance prediction via ensemble learning","volume-title":"Proc. 56th ACM\/IEEE Design Autom. Conf. (DAC)","author":"Singh"},{"key":"ref41","first-page":"1","article-title":"Duality cache for data parallel acceleration","volume-title":"Proc. ACM\/IEEE 46th Annu. Int. Symp. Comput. Archit. (ISCA)","author":"Fujiki"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.23919\/SpringSim.2019.8732862"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD55451.2022.00015"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2023.3329443"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194578"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2022.3203064"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00032"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586216"},{"key":"ref50","first-page":"469","article-title":"McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures","volume-title":"Proc. 42nd Annu. IEEE\/ACM Int. Symp. Microarchitecture (MICRO)","author":"Li"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"},{"key":"ref52","volume-title":"Darknet: Open Source Neural Networks in C","author":"Redmon","year":"2013"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378497"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774614"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3317979"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485963"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2414456"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2021.3061905"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783751"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00047"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/10380310\/10388355.pdf?arnumber=10388355","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T02:49:58Z","timestamp":1706755798000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10388355\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"references-count":60,"URL":"https:\/\/doi.org\/10.1109\/access.2024.3352924","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024]]}}}