{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,11]],"date-time":"2026-07-11T16:34:29Z","timestamp":1783787669959,"version":"3.55.0"},"reference-count":107,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2024]]},"DOI":"10.1109\/access.2024.3368152","type":"journal-article","created":{"date-parts":[[2024,2,22]],"date-time":"2024-02-22T19:51:17Z","timestamp":1708631477000},"page":"29778-29794","source":"Crossref","is-referenced-by-count":23,"title":["On Hardware Security and Trust for Chiplet-Based 2.5D and 3D ICs: Challenges and Innovations"],"prefix":"10.1109","volume":"12","author":[{"ORCID":"https:\/\/orcid.org\/0009-0007-0341-8401","authenticated-orcid":false,"given":"Juan","family":"Suzano","sequence":"first","affiliation":[{"name":"STMicroelectronics, Crolles, France"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8711-0664","authenticated-orcid":false,"given":"Fady","family":"Abouzeid","sequence":"additional","affiliation":[{"name":"STMicroelectronics, Crolles, France"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8063-5388","authenticated-orcid":false,"given":"Giorgio","family":"Di Natale","sequence":"additional","affiliation":[{"name":"TIMA, CNRS, Grenoble INP, Institute of Engineering, Université Grenoble Alpes, Grenoble, France"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-7878-1304","authenticated-orcid":false,"given":"Anthony","family":"Philippe","sequence":"additional","affiliation":[{"name":"CEA, LETI MINATEC Campus, Université Grenoble Alpes, Grenoble, France"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Philippe","family":"Roche","sequence":"additional","affiliation":[{"name":"STMicroelectronics, Crolles, France"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/N-SSC.2006.4785860"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2017.29"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MIEL52794.2021.9569101"},{"key":"ref4","first-page":"1","article-title":"More-than-Moore white paper","volume":"1","author":"Arden","year":"2010","journal-title":"White Paper"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.3390\/electronics9040670"},{"key":"ref6","article-title":"Chiplet partitioning can balance among performance, flexibility, and scalability","author":"Dutoit","year":"2023"},{"key":"ref7","volume-title":"Intel\u2019s process roadmap to 2025: With 4 nm, 3 nm, 20 A and 18 A?!","author":"Cutress","year":"2016"},{"key":"ref8","volume-title":"AMD Ryzen\u2122 7 5800X3D Gaming Processor","year":"2022"},{"key":"ref9","volume-title":"Apple Announces Mac Transition to Apple Silicon","year":"2020"},{"key":"ref10","volume-title":"Tesla\u2019s Dojo supercomputer: A paradigm shift in supercomputing?","author":"Dickens","year":"2023"},{"key":"ref11","volume-title":"Chinese startup Biren details BR100 GPU","author":"Peckham","year":"2023"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC52383.2021.9687611"},{"key":"ref13","volume-title":"JEDEC and open compute project foundation pave the way for a new era of chiplet innovation","author":"Adeline","year":"2023"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203849"},{"key":"ref15","volume-title":"Overview of Active Interposers","year":"2023"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2015.21"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2019.00092"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830808"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/test.2013.6651893"},{"key":"ref20","first-page":"978","article-title":"Pre-bond testing of the silicon interposer in 2.5D ICs","volume-title":"Proc. Design, Autom. Test Eur. Conf. Exhib. (DATE)","author":"Wang"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699218"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2003513"},{"key":"ref23","first-page":"3","article-title":"Memory controllers for high-performance and real-time MPSoCs requirements, architectures, and future trends","volume-title":"Proc. 9th IEEE\/ACM\/IFIP Int. Conf. Hardw.\/Softw. Codesign Syst. Synth. (CODES+ISSS)","author":"Akesson"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342197"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2011.05.036"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2544837"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ieeestd.2020.9036129"},{"key":"ref28","volume-title":"Virtex 7 FPGA Family","year":"2011"},{"key":"ref29","volume-title":"CoWoS\u00ae\u2014Taiwan Semiconductor Manufacturing Company Limited","year":"2020"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2016.246"},{"key":"ref31","article-title":"Return of the organic interposer","author":"Sperling","year":"2018","journal-title":"Semicond. Eng."},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC32862.2020.00100"},{"key":"ref33","first-page":"1","article-title":"Glass interposer for high-density photonic packaging","volume-title":"Proc. Opt. Fiber Commun. Conf. Exhib. (OFC)","author":"Brusberg"},{"key":"ref34","article-title":"Paving the way to chiplets","author":"LaPedus","year":"2022","journal-title":"Semicond. Eng."},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/5.915380"},{"key":"ref36","article-title":"Making chips at 3 nm and beyond","author":"LaPedus","year":"2020","journal-title":"Semicond. Eng."},{"key":"ref37","volume-title":"Scaling down to 3 nm will require advances in fabrication technology","author":"Hertz","year":"2021"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306575"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268306"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530428"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2021.3111386"},{"key":"ref42","volume-title":"Chiplets will revolutionize the HPC sector","author":"Farber","year":"2022"},{"key":"ref43","article-title":"High-performance computing drives demand for chiplets","author":"Larsen","year":"2021","journal-title":"Semicond. Eng."},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3036341"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2960207"},{"key":"ref46","first-page":"1","article-title":"Future directions for on-chip interconnection networks","volume-title":"Proc. OCIN Workshop","author":"Dally"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2022.3171354"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2022.3144461"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2023.3302809"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2015.7477461"},{"key":"ref51","article-title":"3D IC: Opportunities, challenges, and solutions","author":"Larsen","year":"2021","journal-title":"Semicond. Eng."},{"key":"ref52","volume-title":"What is 3DIC technology?\u2014How does it work?","author":"Larsen","year":"2023"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED54688.2022.9806155"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2019.00093"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-68511-3"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1145\/3401980"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1007\/s42979-020-00220-0"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2017.03.009"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2015.7282148"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2903014"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060500"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967053"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/MTV.2017.20"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/NATW.2017.7938027"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2020.2984162"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3020777"},{"key":"ref67","article-title":"An interposer-based root of trust: Seize the opportunity for secure system-level integration of untrusted chiplets","author":"Nabeel","year":"2019","journal-title":"arXiv:1906.02044"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC48104.2019.9058884"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/TSMC.1985.6313354"},{"key":"ref70","first-page":"333","article-title":"The state-of-the-art in semiconductor reverse engineering","volume-title":"Proc. 48th ACM\/EDAC\/IEEE Design Autom. Conf. (DAC)","author":"Torrance"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2014.2304492"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2011.5955005"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2012.6231061"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-44318-8"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-64448-2"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2019.2923503"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2227257"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2014.7050033"},{"key":"ref79","first-page":"288","article-title":"3D execution monitor (3D-EM): Using 3D circuits to detect hardware malicious inclusions in general purpose processors","volume-title":"Proc. 6th Int. Conf. Inf. Warfare Secur.","author":"Bilzor"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2023.3248269"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2017.121"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2019.2933572"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3179304"},{"key":"ref84","doi-asserted-by":"publisher","DOI":"10.1145\/1920261.1920292"},{"key":"ref85","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2014.7032485"},{"key":"ref86","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2015.7250419"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3100540"},{"key":"ref88","doi-asserted-by":"publisher","DOI":"10.1016\/j.net.2018.01.018"},{"key":"ref89","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509668"},{"key":"ref90","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2014.6855559"},{"key":"ref91","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.22"},{"key":"ref92","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2013.2249554"},{"key":"ref93","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2748018"},{"key":"ref94","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref95","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-49019-9"},{"key":"ref96","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2014.0028"},{"key":"ref97","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"ref98","doi-asserted-by":"publisher","DOI":"10.1145\/948109.948149"},{"key":"ref99","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.89"},{"key":"ref100","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2022.3207195"},{"key":"ref101","volume-title":"The \u2018ticking time bomb\u2019 of counterfeit electronic parts","author":"Shindell","year":"2013"},{"key":"ref102","article-title":"Security risks widen with commercial chiplets","author":"Sperling","year":"2022","journal-title":"Semicond. Eng."},{"key":"ref103","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753336"},{"key":"ref104","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2019.8854395"},{"key":"ref105","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2017.2712156"},{"key":"ref106","doi-asserted-by":"publisher","DOI":"10.1145\/3439706.3446902"},{"key":"ref107","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC56010.2022.9908080"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/10380310\/10443890.pdf?arnumber=10443890","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,8]],"date-time":"2024-03-08T02:25:18Z","timestamp":1709864718000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10443890\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"references-count":107,"URL":"https:\/\/doi.org\/10.1109\/access.2024.3368152","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024]]}}}