{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T23:29:32Z","timestamp":1780356572013,"version":"3.54.1"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"funder":[{"DOI":"10.13039\/100004358","name":"Samsung Electronics Company Ltd","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002647","name":"Sungkyunkwan University and the BK21 FOUR(Graduate School Innovation) funded by the Ministry of Education (MOE), South Korea","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002647","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2024]]},"DOI":"10.1109\/access.2024.3371508","type":"journal-article","created":{"date-parts":[[2024,2,29]],"date-time":"2024-02-29T18:58:20Z","timestamp":1709233100000},"page":"63049-63065","source":"Crossref","is-referenced-by-count":7,"title":["Novel Dual Work Function Buried Channel Array Transistor Process Design for Sub-17 nm DRAM"],"prefix":"10.1109","volume":"12","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-4527-9233","authenticated-orcid":false,"given":"Dong-Sik","family":"Park","sequence":"first","affiliation":[{"name":"Department of Semiconductor and Display Engineering, Sungkyunkwan University, Suwon, Republic of Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dong-Hyun","family":"Im","sequence":"additional","affiliation":[{"name":"DRAM Process Architecture Team, Samsung Electronics Company, Hwasung, Republic of Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yun-Jung","family":"Kim","sequence":"additional","affiliation":[{"name":"DRAM Process Architecture Team, Samsung Electronics Company, Hwasung, Republic of Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sung","family":"Sam Lee","sequence":"additional","affiliation":[{"name":"DRAM Process Architecture Team, Samsung Electronics Company, Hwasung, Republic of Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Byung-Jae","family":"Kang","sequence":"additional","affiliation":[{"name":"DRAM Process Architecture Team, Samsung Electronics Company, Hwasung, Republic of Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jae-Hong","family":"Seo","sequence":"additional","affiliation":[{"name":"DRAM Process Architecture Team, Samsung Electronics Company, Hwasung, Republic of Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Taewoong","family":"Koo","sequence":"additional","affiliation":[{"name":"DRAM Process Architecture Team, Samsung Electronics Company, Hwasung, Republic of Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0411-4323","authenticated-orcid":false,"given":"Byoungdeog","family":"Choi","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon, Republic of Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ted.2020.2963911"},{"key":"ref2","first-page":"26.5.1","article-title":"20 nm DRAM: A new beginning of another revolution","author":"Park","year":"2015","journal-title":"IEDM Tech. Dig."},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/iedm.2000.904447"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/vlsit.2003.1221061"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469201"},{"key":"ref6","first-page":"1","article-title":"6F2 buried wordline DRAM cell for 40 nm and beyond","author":"Schloesser","year":"2008","journal-title":"IEDM Tech. Dig."},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/iedm19574.2021.9720613"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/irps48203.2023.10118270"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ted.2023.3280890"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/imw.2016.7495287"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1063\/1.4729410"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.surfcoat.2006.06.008"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1116\/1.1715087"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/42\/9\/095412"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1557\/jmr.2000.0350"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/10380310\/10453579.pdf?arnumber=10453579","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,9]],"date-time":"2024-05-09T04:46:09Z","timestamp":1715229969000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10453579\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/access.2024.3371508","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024]]}}}