{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,17]],"date-time":"2026-02-17T14:44:50Z","timestamp":1771339490020,"version":"3.50.1"},"reference-count":50,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2024]]},"DOI":"10.1109\/access.2024.3376472","type":"journal-article","created":{"date-parts":[[2024,3,12]],"date-time":"2024-03-12T18:50:03Z","timestamp":1710269403000},"page":"42369-42384","source":"Crossref","is-referenced-by-count":5,"title":["Hardware Reduction for FSMs With Extended State Codes"],"prefix":"10.1109","volume":"12","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4941-3979","authenticated-orcid":false,"given":"Alexander","family":"Barkalov","sequence":"first","affiliation":[{"name":"Institute of Metrology, Electronics and Computer Science, Faculty of Computer, Electrical and Control Engineering, University of Zielona Góra, Zielona Góra, Poland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Larysa","family":"Titarenko","sequence":"additional","affiliation":[{"name":"Institute of Metrology, Electronics and Computer Science, Faculty of Computer, Electrical and Control Engineering, University of Zielona Góra, Zielona Góra, Poland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4027-7541","authenticated-orcid":false,"given":"Kamil","family":"Mielcarek","sequence":"additional","affiliation":[{"name":"Institute of Metrology, Electronics and Computer Science, Faculty of Computer, Electrical and Control Engineering, University of Zielona Góra, Zielona Góra, Poland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5487-5468","authenticated-orcid":false,"given":"Ma\u0142gorzata","family":"Mazurkiewicz","sequence":"additional","affiliation":[{"name":"Institute of Control and Computation Engineering, Faculty of Computer, Electrical and Control Engineering, University of Zielona Góra, Zielona Góra, Poland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"Applied Cyber-Physical Systems","author":"Suh","year":"2013"},{"key":"ref2","volume-title":"Introduction to Embedded Systems: A Cyber-Physical Systems Approach","author":"Ashford","year":"2016"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/0-387-30087-2"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-0504-8"},{"key":"ref5","volume-title":"Finite State Machines and Algorithmic State Machines","author":"Baranov","year":"2018"},{"key":"ref6","volume-title":"Digital Systems Design With FPGAs and CPLDs","author":"Grout","year":"2011"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-60488-2"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.24425\/bpasts.2019.130880"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887925"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2988379"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174272"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.3390\/computation7040063"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-13-0824-6_3"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1561\/1000000005"},{"issue":"8","key":"ref15","doi-asserted-by":"crossref","first-page":"901","DOI":"10.3390\/electronics10080901","article-title":"Improving characteristics of LUT-based mealy FSMs with twofold state assignment","volume":"10","author":"Barkalov","year":"2021","journal-title":"Electronics"},{"issue":"7","key":"ref16","doi-asserted-by":"crossref","first-page":"2636","DOI":"10.3390\/en15072636","article-title":"Improving characteristics of LUT-based sequential blocks for cyber-physical systems","volume":"15","author":"Barkalov","year":"2022","journal-title":"Energies"},{"key":"ref17","volume-title":"Xilinx","year":"2024"},{"key":"ref18","volume-title":"Virtex-7 Family Overview","year":"2019"},{"key":"ref19","volume-title":"Synthesis and Optimization of Digital Circuits","author":"De Micheli","year":"1994"},{"issue":"10","key":"ref20","doi-asserted-by":"crossref","first-page":"1174","DOI":"10.3390\/electronics10101174","article-title":"Structural decomposition in FSM design: Roots, evolution, current state\u2014A review","volume":"10","author":"Barkalov","year":"2021","journal-title":"Electronics"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2895206"},{"key":"ref22","volume-title":"Multiplexer Design Techniques for Datapath Performance With Minimized Routing Resources","author":"Chapman","year":"2014"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3393-8"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.2478\/amcs-2018-0046"},{"issue":"4","key":"ref25","doi-asserted-by":"crossref","first-page":"745","DOI":"10.34768\/amcs-2020-0055","article-title":"Improving characteristics of LUT-based mealy FSMs","volume":"30","author":"Barkalov","year":"2020","journal-title":"Int. J. Appl. Math. Comput. Science"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1515\/amcs-2017-0015"},{"issue":"1","key":"ref27","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1109\/TCAD.2018.2878187","article-title":"Support-reducing decomposition for FPGA mapping","volume":"39","author":"Machado","year":"2020","journal-title":"IEEE Trans. Comput.-Aided Design Integr. Circuits Syst."},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2731678"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/bxh099"},{"key":"ref30","first-page":"389","article-title":"A semi-gray encoding algorithm for low-power state assignment","volume-title":"Proc. Int. Symp. Circuits Syst. (ISCAS)","volume":"5","author":"Chen"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.1985.1270123"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2016.0199"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2003.1183189"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2019.00031"},{"key":"ref35","doi-asserted-by":"crossref","first-page":"32","DOI":"10.1016\/j.vlsi.2016.08.001","article-title":"A probabilistic pairwise swap search state assignment algorithm for sequential circuit optimization","volume":"56","author":"El-Maleh","year":"2017","journal-title":"Integration"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2016.0085"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1007\/s13369-020-04697-y"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996707"},{"key":"ref39","first-page":"328","article-title":"SIS: A system for sequential circuit synthesis","volume-title":"Proc. Int. Conf. Comput. Design (ICCD)","author":"Sentowich"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"key":"ref41","volume-title":"Vivado","year":"2024"},{"key":"ref42","volume-title":"QuartusPrime","year":"2024"},{"key":"ref43","volume-title":"Altera","year":"2024"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45716-X_36"},{"key":"ref45","volume-title":"Design of FPGA-Based Circuits Using Hierarchical Finite State Machines","author":"Skliarova","year":"2012"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2023.3260970"},{"issue":"3","key":"ref47","doi-asserted-by":"crossref","first-page":"502","DOI":"10.3390\/electronics12030502","article-title":"Mapping outputs and states encoding bits to outputs using multiplexers in finite state machine implementations","volume":"12","author":"Senhadji-Navarro","year":"2023","journal-title":"Electronics"},{"issue":"1","key":"ref48","doi-asserted-by":"crossref","first-page":"27","DOI":"10.3390\/electronics11010027","article-title":"Mapping arbitrary logic functions onto carry chains in FPGAs","volume":"11","author":"Senhadji-Navarro","year":"2021","journal-title":"Electronics"},{"key":"ref49","volume-title":"Lgsynth93 Benchmark Set. Version 4.0","author":"McElvain","year":"1993"},{"key":"ref50","volume-title":"VC709 Evaluation Board for the Virtex-7 FPGA","year":"2024"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/10380310\/10466758.pdf?arnumber=10466758","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,14]],"date-time":"2024-11-14T05:10:25Z","timestamp":1731561025000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10466758\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"references-count":50,"URL":"https:\/\/doi.org\/10.1109\/access.2024.3376472","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024]]}}}