{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,13]],"date-time":"2026-05-13T19:03:37Z","timestamp":1778699017268,"version":"3.51.4"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100001659","name":"German Research Foundation (DFG) within the Cluster of Excellence Center for Advancing Electronics Dresden, Technische Universit\u00e4t Dresden","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2024]]},"DOI":"10.1109\/access.2024.3379018","type":"journal-article","created":{"date-parts":[[2024,3,18]],"date-time":"2024-03-18T19:21:25Z","timestamp":1710789685000},"page":"41464-41478","source":"Crossref","is-referenced-by-count":7,"title":["Utilizing Machine Learning Techniques for Worst-Case Execution Time Estimation on GPU Architectures"],"prefix":"10.1109","volume":"12","author":[{"given":"Vikash","family":"Kumar","sequence":"first","affiliation":[{"name":"Department of Computational and Data Sciences, Indian Institute of Science, Bengaluru, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7944-7101","authenticated-orcid":false,"given":"Behnaz","family":"Ranjbar","sequence":"additional","affiliation":[{"name":"Chair of Processor Design, CFAED, Technische Universität (TU) Dresden, Dresden, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7125-1737","authenticated-orcid":false,"given":"Akash","family":"Kumar","sequence":"additional","affiliation":[{"name":"Chair of Processor Design, CFAED, Technische Universität (TU) Dresden, Dresden, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"NVIDIA GPU Technology Conference","author":"Huang","year":"2023"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-9607-7_16"},{"key":"ref3","volume-title":"Automated Vehicles for Safety","year":"2023"},{"key":"ref4","volume-title":"Safety Recall Report","year":"2023"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3549526"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1347375.1347389"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2659787.2659827"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-30695-7_17"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2018.00021"},{"key":"ref10","volume-title":"NVIDIA-MPS","year":"2017"},{"key":"ref11","article-title":"Toward predictable execution of real-time workloads on modern gpus","author":"Singh","year":"2021"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2019.00011"},{"key":"ref13","volume-title":"Spatio-Temporal GPU Management for Real-Time Cyberphysical Systems","author":"Saha","year":"2018"},{"key":"ref14","volume-title":"NVIDIA-CUDA-Toolkit","year":"2011"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/SEUS.2005.12"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-8157-6_29"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1080\/09720510.2017.1395182"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2000.896433"},{"issue":"1","key":"ref19","first-page":"267","article-title":"Support vector regression","volume":"54","author":"Smola","year":"2004","journal-title":"Mach. Learn."},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1023\/A:1010933404324"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.2307\/2699986"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1006\/jcss.1997.1504"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1111\/j.1467-9868.2005.00503.x"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2012.6189201"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2012.16"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ETFA.2013.6647966"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2018.8547582"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS55097.2022.00040"},{"key":"ref29","first-page":"69","article-title":"Using quantile regression in neural networks for contention prediction in multicore processors","volume-title":"Proc. Euromicro Conf. Real-Time Syst. (ECRTS)","author":"Brando"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.5555\/1953048.2078195"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2751205.2751213"},{"key":"ref32","article-title":"fastHOG\u2014A real-time GPU implementation of HOG","author":"Prisacariu","year":"2009"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2014.6983052"},{"key":"ref35","first-page":"260","article-title":"Mars: A MapReduce framework on graphics processors","volume-title":"Proc. Int. Conf. Parallel Archit. Compilation Techn. (PACT)","author":"He"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2006.88"},{"key":"ref37","first-page":"27","article-title":"Parboil: A revised benchmark suite for scientific and commercial throughput computing","volume":"127","author":"Stratton","year":"2012","journal-title":"Center Reliable High-Perform. Comput."},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/InPar.2012.6339595"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/1735688.1735702"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2019.00021"},{"key":"ref42","first-page":"1","article-title":"PyTorch: An imperative style, high-performance deep learning library","volume-title":"Proc. Adv. Neural Inf. Process. Syst.","volume":"32","author":"Paszke"},{"key":"ref43","first-page":"265","article-title":"TensorFlow: A system for large-scale machine learning","volume-title":"Proc. 12th USENIX Symp. Oper. Syst. Design Implement.","author":"Abadi"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2013.29"},{"key":"ref45","first-page":"145","article-title":"The M\u00e4lardalen WCET benchmarks: Past, present and future","volume-title":"Proc. Int. Workshop Worst-Case Execution Time Anal. (WCET)","author":"Gustafsson"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/10380310\/10474357.pdf?arnumber=10474357","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,26]],"date-time":"2024-03-26T21:30:23Z","timestamp":1711488623000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10474357\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"references-count":45,"URL":"https:\/\/doi.org\/10.1109\/access.2024.3379018","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024]]}}}