{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T16:26:23Z","timestamp":1759335983321,"version":"3.37.3"},"reference-count":53,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"funder":[{"name":"Basic Research Program at the National Research University Higher School of Economics"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2024]]},"DOI":"10.1109\/access.2024.3382710","type":"journal-article","created":{"date-parts":[[2024,4,2]],"date-time":"2024-04-02T18:54:45Z","timestamp":1712084085000},"page":"48750-48763","source":"Crossref","is-referenced-by-count":5,"title":["Electronic Computer-Aided Design for Low-Level Modeling of Networks-on-Chip"],"prefix":"10.1109","volume":"12","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9990-6467","authenticated-orcid":false,"given":"Evgeny V.","family":"Lezhnev","sequence":"first","affiliation":[{"name":"HSE University, Moscow, Russia"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9117-4879","authenticated-orcid":false,"given":"Vladimir V.","family":"Zunin","sequence":"additional","affiliation":[{"name":"HSE University, Moscow, Russia"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5970-2125","authenticated-orcid":false,"given":"Aleksandr A.","family":"Amerikanov","sequence":"additional","affiliation":[{"name":"HSE University, Moscow, Russia"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9410-9431","authenticated-orcid":false,"given":"Aleksandr Y.","family":"Romanov","sequence":"additional","affiliation":[{"name":"HSE University, Moscow, Russia"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1868447.1868459"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2015.09.002"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2016.2621045"},{"volume-title":"Principles and Practices of Interconnection Networks","year":"2004","author":"Dally","key":"ref4"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1561\/1000000011"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654062"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-33-4058-9_21"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/tnse.2022.3211985"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/access.2022.3227460"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.heliyon.2020.e03183"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-34496-2_2"},{"issue":"1","key":"ref12","first-page":"7","article-title":"Architecture of multi-processor systems using networks on chip (NoC): An overview","volume":"22","author":"Das","year":"2022","journal-title":"CVR J. Sci. Technol."},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1049\/cds2.12127"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/tvt.2021.3093632"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/iciafs52090.2021.9605877"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-2219-2"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/B978-0-12-805342-3.00013-8"},{"key":"ref18","first-page":"49","article-title":"A practical approach to Top\/Down analog circuit design","volume-title":"Proc. 19th Eur. Solid-State Circuits Conf. (ESSCIRC)","volume":"1","author":"Morin"},{"volume-title":"The Designer\u2019s Guide to Verilog-AMS","year":"2004","author":"Kundert","key":"ref19"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.4018\/ijertcs.2018070102"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.23919\/date51398.2021.9474101"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ispass.2013.6557149"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/hotchips.2011.7477516"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1088\/1742-6596\/1163\/1\/012026"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3151758"},{"volume-title":"A small MIPS CPU core SchoolMIPS","year":"2024","key":"ref26"},{"volume-title":"Tiny RISCV CPU SchoolRISCV","year":"2024","key":"ref27"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/isocc53507.2021.9614007"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ic3iot53935.2022.9767960"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/vdat50263.2020.9190377"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/iccd.2012.6378673"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/edssc.2015.7285155"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/mocast.2018.8376617"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/nocs.2008.4492740"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/mm.2007.4378787"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1364\/ofc.2010.omv1"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/mwent47943.2020.9067418"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/l-ca.2007.10"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/npc.2009.34"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2020.09.001"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/access.2022.3168728"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.5772\/intechopen.97262"},{"volume-title":"HDLNoCGen: Verilog Code Generator of Communication Subsystem for Networks-on-Chip","year":"2024","author":"Lezhnev","key":"ref43"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2023.3258700"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415654"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1504\/ijes.2022.127149"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2020.103272"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1007\/s10586-017-1413-3"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/access.2021.3131635"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/3365224"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1088\/1742-6596\/1050\/1\/012071"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/access.2020.3040323"},{"key":"ref53","first-page":"182","article-title":"Modification of the BookSim simulator for modeling networks-on-chip based on two-dimensional circulant topologies","volume-title":"Proc. 6th Int. Conf. Actual Probl. Syst. Softw. Eng.","volume":"2514","author":"Romanov"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/10380310\/10483007.pdf?arnumber=10483007","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,4,8]],"date-time":"2024-04-08T21:09:23Z","timestamp":1712610563000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10483007\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"references-count":53,"URL":"https:\/\/doi.org\/10.1109\/access.2024.3382710","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2024]]}}}