{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,19]],"date-time":"2026-03-19T09:27:32Z","timestamp":1773912452530,"version":"3.50.1"},"reference-count":58,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100002347","name":"Federal Ministry of Education and Research of Germany in the project \u201cOpen6GHub\u201d","doi-asserted-by":"publisher","award":["16KISK009"],"award-info":[{"award-number":["16KISK009"]}],"id":[{"id":"10.13039\/501100002347","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2024]]},"DOI":"10.1109\/access.2024.3392240","type":"journal-article","created":{"date-parts":[[2024,4,22]],"date-time":"2024-04-22T17:41:12Z","timestamp":1713807672000},"page":"57847-57862","source":"Crossref","is-referenced-by-count":6,"title":["FPGA Implementation of a Fault-Tolerant Fused and Branched CNN Accelerator With Reconfigurable Capabilities"],"prefix":"10.1109","volume":"12","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9232-734X","authenticated-orcid":false,"given":"Rizwan Tariq","family":"Syed","sequence":"first","affiliation":[{"name":"IHP—Leibniz-Institut für Innovative Mikroelektronik, Frankfurt (Oder), Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1848-6550","authenticated-orcid":false,"given":"Yanhua","family":"Zhao","sequence":"additional","affiliation":[{"name":"IHP—Leibniz-Institut für Innovative Mikroelektronik, Frankfurt (Oder), Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4413-0937","authenticated-orcid":false,"given":"Junchao","family":"Chen","sequence":"additional","affiliation":[{"name":"IHP—Leibniz-Institut für Innovative Mikroelektronik, Frankfurt (Oder), Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6419-2062","authenticated-orcid":false,"given":"Marko","family":"Andjelkovic","sequence":"additional","affiliation":[{"name":"IHP—Leibniz-Institut für Innovative Mikroelektronik, Frankfurt (Oder), Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9230-640X","authenticated-orcid":false,"given":"Markus","family":"Ulbricht","sequence":"additional","affiliation":[{"name":"IHP—Leibniz-Institut für Innovative Mikroelektronik, Frankfurt (Oder), Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0267-0203","authenticated-orcid":false,"given":"Milos","family":"Krstic","sequence":"additional","affiliation":[{"name":"IHP—Leibniz-Institut für Innovative Mikroelektronik, Frankfurt (Oder), Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2023.3241154"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCIT.2014.7011901"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/wf-iot48130.2020.9221101"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/gcce50665.2020.9291854"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2017.2735490"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.3390\/electronics10030230"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2021.3087100"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/access.2020.3000444"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2688340"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021744"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147070"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3126908.3126964"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2018.8547532"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2019.8854431"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2018.8368656"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2019.8875314"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/aicas.2019.8771615"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/access.2022.3144977"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.2118\/18761-MS"},{"key":"ref20","volume-title":"MNIST Handwritten Digit Database","author":"LeCun","year":"2010"},{"key":"ref21","article-title":"Ultra low-latency, low-area inference accelerators using heterogeneous deep quantization with QKeras and hls4ml","author":"Coelho","year":"2020","journal-title":"arXiv:2006.10159"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DFT50435.2020.9250812"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS45839.2020.9069026"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICESS.2019.8782505"},{"key":"ref25","volume-title":"Xilinx Vitis AI Overview","year":"2022"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1088\/2632-2153\/ac0ea1"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2019.8875433"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS50870.2020.9159716"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2010.2043686"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/access.2019.2915136"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ets.2019.8791527"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927390"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339194"},{"key":"ref34","volume-title":"Xilinx Power Estimator User Guide (UG440)","year":"2023"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2006.32"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/miel52794.2021.9569094"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2017.7870353"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/tkde.2021.3070203"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ICEngTechnol.2017.8308186"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/acssc.2017.8335699"},{"key":"ref41","volume-title":"Free and Open Source 3D Creation Suite","year":"2023"},{"key":"ref42","volume-title":"Phased Array System Toolbox Provides Algorithms and Tools for the Design, Simulation, and Analysis of Phased Array Signal Processing Systems","year":"2023"},{"key":"ref43","first-page":"650","article-title":"Greedy bilateral sketch, completion & smoothing","volume-title":"Proc. 16th Int. Conf. Artif. Intell. Statist. Mach. Learn. Res.","volume":"31","author":"Zhou"},{"key":"ref44","volume-title":"The Micro-Doppler Effect in RADAR","author":"Chen","year":"2019"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.23919\/irs54158.2022.9904997"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/vtc2022-spring54318.2022.9860976"},{"key":"ref47","volume-title":"Magnitude-Based Weight Pruning","year":"2024"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-31069-5"},{"key":"ref49","volume-title":"Soft Error Mitigation Controller IP Product Guide","year":"2023"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116571"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/DSN48987.2021.00018"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774635"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3061086"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/3372297.3423338"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/tpds.2020.3043449"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/DSN-W.2017.47"},{"key":"ref57","article-title":"Analyzing and improving the reliability of matrix multiplication and neural networks on FPGAs","author":"Libano","year":"2021"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED51717.2021.9424287"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/10380310\/10506477.pdf?arnumber=10506477","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,3]],"date-time":"2024-05-03T18:58:03Z","timestamp":1714762683000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10506477\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"references-count":58,"URL":"https:\/\/doi.org\/10.1109\/access.2024.3392240","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024]]}}}