{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,4]],"date-time":"2026-06-04T12:43:25Z","timestamp":1780577005473,"version":"3.54.1"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100004837","name":"Ministerio de Ciencia e Innovaci\u00f3n\/Agencia Estatal de Investigaci\u00f3n by project","doi-asserted-by":"publisher","award":["MCIN\/AEI\/10.13039\/501100011033"],"award-info":[{"award-number":["MCIN\/AEI\/10.13039\/501100011033"]}],"id":[{"id":"10.13039\/501100004837","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004837","name":"Ministerio de Ciencia e Innovaci\u00f3n\/Agencia Estatal de Investigaci\u00f3n by project","doi-asserted-by":"publisher","award":["PID2020-120271RB-I00"],"award-info":[{"award-number":["PID2020-120271RB-I00"]}],"id":[{"id":"10.13039\/501100004837","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100011033","name":"Ministerio de Ciencia e Innovaci\u00f3n\/Agencia Estatal de Investigaci\u00f3n by project","doi-asserted-by":"publisher","award":["MCIN\/AEI\/10.13039\/501100011033"],"award-info":[{"award-number":["MCIN\/AEI\/10.13039\/501100011033"]}],"id":[{"id":"10.13039\/501100011033","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100011033","name":"Ministerio de Ciencia e Innovaci\u00f3n\/Agencia Estatal de Investigaci\u00f3n by project","doi-asserted-by":"publisher","award":["PID2020-120271RB-I00"],"award-info":[{"award-number":["PID2020-120271RB-I00"]}],"id":[{"id":"10.13039\/501100011033","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2024]]},"DOI":"10.1109\/access.2024.3402532","type":"journal-article","created":{"date-parts":[[2024,5,17]],"date-time":"2024-05-17T17:48:59Z","timestamp":1715968139000},"page":"70662-70675","source":"Crossref","is-referenced-by-count":6,"title":["A Hybrid Technique Based on ECC and Hardened Cells for Tolerating Random Multiple-Bit Upsets in SRAM Arrays"],"prefix":"10.1109","volume":"12","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9225-1998","authenticated-orcid":false,"given":"Daniel","family":"Gil-Tom\u00e1s","sequence":"first","affiliation":[{"name":"Instituto ITACA, Universitat Politècnica de València, Valencia, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4868-2050","authenticated-orcid":false,"given":"Luis J.","family":"Saiz-Adalid","sequence":"additional","affiliation":[{"name":"Instituto ITACA, Universitat Politècnica de València, Valencia, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9715-8960","authenticated-orcid":false,"given":"Joaqu\u00edn","family":"Gracia-Mor\u00e1n","sequence":"additional","affiliation":[{"name":"Instituto ITACA, Universitat Politècnica de València, Valencia, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7692-2309","authenticated-orcid":false,"given":"J.","family":"Carlos Baraza-Calvo","sequence":"additional","affiliation":[{"name":"Instituto ITACA, Universitat Politècnica de València, Valencia, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9364-7385","authenticated-orcid":false,"given":"Pedro J.","family":"Gil-Vicente","sequence":"additional","affiliation":[{"name":"Instituto ITACA, Universitat Politècnica de València, Valencia, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"International Roadmap for Devices and Systems (IRDS)","year":"2022"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1201\/b16236"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.nimb.2012.06.011"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/NAS.2018.8515692"},{"key":"ref5","volume-title":"Introduction to Single-Event Upsets","year":"2013"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/tns.2014.2313742"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/RADECS.2015.7365637"},{"key":"ref8","first-page":"77","article-title":"Multiple cell upsets rate estimation for 65 nm SRAM bit-cell in space radiation environment","volume-title":"Proc. 3rd Intl. Conf. Exhib. Satell. Space Missions","author":"Chechenin"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/EEEI.2014.7005796"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.856487"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2009.2015312"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2005.860675"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/vlsic.2007.4342774"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401594"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2018.07.060"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2015.2456832"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/23.556880"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2645282"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2958109"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2966200"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1950.tb00463.x"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/sbcci50935.2020.9189901"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2016.06.002"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2008.4674921"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.3390\/electronics9111897"},{"key":"ref26","first-page":"16","article-title":"Tolerating double and triple random errors with low redundancy error correction codes","volume-title":"Proc. Workshop Innov. Inf. Commun. Technol. (WIICT)","author":"Gracia-Mor\u00e1n"},{"key":"ref27","volume-title":"Error Control Coding","author":"Lin","year":"2004"},{"key":"ref28","volume-title":"Fault Injection Techniques and Tools for VLSI Reliability Evaluation","author":"Benso","year":"2003"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2837220"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2015.2488630"},{"key":"ref31","volume-title":"Microwind","year":"2024"},{"key":"ref32","volume-title":"CMOS VLSI Design. A Circuits and System Perspective","author":"Weste","year":"2005"},{"key":"ref33","volume-title":"Cadence: EDA Tools and IP for System Design Enablement","year":"2024"},{"key":"ref34","volume-title":"Oklahoma State University System on Chip (SoC) Design Flows","year":"2024"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/10380310\/10534066.pdf?arnumber=10534066","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,24]],"date-time":"2024-05-24T05:16:21Z","timestamp":1716527781000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10534066\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/access.2024.3402532","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024]]}}}