{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,13]],"date-time":"2026-06-13T05:30:41Z","timestamp":1781328641080,"version":"3.54.1"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"funder":[{"name":"TIM S.p.A. through the Ph.D. Scholarship"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2024]]},"DOI":"10.1109\/access.2024.3450105","type":"journal-article","created":{"date-parts":[[2024,8,26]],"date-time":"2024-08-26T17:33:40Z","timestamp":1724693620000},"page":"120005-120022","source":"Crossref","is-referenced-by-count":9,"title":["Beyond Von Neumann Architectures: Exploring Algorithmic Opportunities via Octantis"],"prefix":"10.1109","volume":"12","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8194-7161","authenticated-orcid":false,"given":"Andrea","family":"Marchesin","sequence":"first","affiliation":[{"name":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-8655-1324","authenticated-orcid":false,"given":"Alessio","family":"Naclerio","sequence":"additional","affiliation":[{"name":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4147-1098","authenticated-orcid":false,"given":"Fabrizio","family":"Riente","sequence":"additional","affiliation":[{"name":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8721-9990","authenticated-orcid":false,"given":"Mariagrazia","family":"Graziano","sequence":"additional","affiliation":[{"name":"Department of Applied Science and Technology, Politecnico di Torino, Turin, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"2018 Edition of International Roadmap for Devices and Systems (IRDS)","year":"2018"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/85.194088"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"28","DOI":"10.1016\/j.micpro.2019.01.009","article-title":"Processing data where it makes sense: Enabling in-memory computation","volume":"67","author":"Mutlu","year":"2019","journal-title":"Microprocessors Microsyst."},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/359576.359579"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2600212.2600213"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750386"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898064"},{"key":"ref8","first-page":"273","article-title":"Ambit: In-memory accelerator for bulk bitwise operations using commodity DRAM technology","volume-title":"Proc. 50th Annu. IEEE\/ACM Int. Symp. Microarchitecture (MICRO)","author":"Seshadri"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062337"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2017.18"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3164756"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.107"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.3390\/mi10060368"},{"key":"ref14","volume-title":"VLSI-Nanocomputing\/Octantis: Version 1.0.0","author":"Marchesin","year":"2023"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea10010007"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.3390\/s20061681"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3127354"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS53253.2021.9505135"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2544850"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/mdt.2009.83"},{"key":"ref21","volume-title":"Vitis Software Platform","year":"2024"},{"key":"ref22","volume-title":"Catapult High-level Synthesis and Verification","author":"Softw","year":"2022"},{"key":"ref23","volume-title":"Intel High Level Synthesis Compiler","year":"2024"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS202256217.2022.9970886"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2513673"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1155\/ES\/2006\/14952"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2514740"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645550"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.69"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2017.2756981"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3015465"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2931188"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342237"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"ref37","volume-title":"Clang: A C Language Family Frontend for LLVM","author":"Group","year":"2024"},{"key":"ref38","doi-asserted-by":"crossref","first-page":"153","DOI":"10.1016\/j.vlsi.2019.02.007","article-title":"Exploiting the logic-in-memory paradigm for speeding-up data-intensive algorithms","volume":"66","author":"Cofano","year":"2019","journal-title":"Integration"},{"key":"ref39","doi-asserted-by":"crossref","DOI":"10.1016\/j.optlaseng.2019.105821","article-title":"Nonlinear optical multi-image encryption scheme with two-dimensional linear canonical transform","volume":"124","author":"Huang","year":"2020","journal-title":"Opt. Lasers Eng."},{"key":"ref40","doi-asserted-by":"crossref","first-page":"106","DOI":"10.1016\/j.optlaseng.2017.10.023","article-title":"Multiple-image encryption via lifting wavelet transform and XOR operation based on compressive ghost imaging scheme","volume":"102","author":"Li","year":"2018","journal-title":"Opt. Lasers Eng."},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2001.990517"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1142\/s0129626412500107"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/6287639\/10380310\/10648684.pdf?arnumber=10648684","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T05:22:37Z","timestamp":1725686557000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10648684\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"references-count":42,"URL":"https:\/\/doi.org\/10.1109\/access.2024.3450105","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024]]}}}