{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T04:21:02Z","timestamp":1780374062435,"version":"3.54.1"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"New Energy and Industrial Technology Development Organization","award":["JPNP20017"],"award-info":[{"award-number":["JPNP20017"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2024]]},"DOI":"10.1109\/access.2024.3451448","type":"journal-article","created":{"date-parts":[[2024,8,29]],"date-time":"2024-08-29T17:57:26Z","timestamp":1724954246000},"page":"123149-123165","source":"Crossref","is-referenced-by-count":9,"title":["Hardware Design and Evaluation of an FPGA-Based Network Switch Supporting Asynchronous Traffic Shaping for Time Sensitive Networking"],"prefix":"10.1109","volume":"12","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1253-8620","authenticated-orcid":false,"given":"Akram","family":"Ben Ahmed","sequence":"first","affiliation":[{"name":"Digital Architecture Research Center, National Institute of Advanced Industrial Science and Technology, Koto-ku, Tokyo, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1253-6625","authenticated-orcid":false,"given":"Takahiro","family":"Hirofuchi","sequence":"additional","affiliation":[{"name":"Digital Architecture Research Center, National Institute of Advanced Industrial Science and Technology, Koto-ku, Tokyo, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Takaaki","family":"Fukai","sequence":"additional","affiliation":[{"name":"Digital Architecture Research Center, National Institute of Advanced Industrial Science and Technology, Koto-ku, Tokyo, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2872770"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2879186"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ieeestd.2018.8403927"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2908613"},{"key":"ref5","volume-title":"The AIST-TSN Repository","year":"2024"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3120769"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.3390\/pr11072211"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.3390\/s22041638"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA58653.2023.00029"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICMA.2018.8484302"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/NetSys.2019.8854500"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/WFCS.2018.8402376"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/NOMS56928.2023.10154209"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TNSM.2023.3327108"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.23919\/CNSM52442.2021.9615529"},{"key":"ref16","first-page":"117","article-title":"The design and implementation of open vSwitch","volume-title":"Proc. 12th USENIX Symp. Networked Syst. Design Implement.","author":"Pfaff"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISIE54533.2024.10595713"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3043887"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/s42045-020-00029-8"},{"key":"ref20","volume-title":"KC705 Evaluation Board for the Kintex-7 FPGA, UG810 (v1.9)","year":"2019"},{"key":"ref21","volume-title":"OED","year":"2022"},{"key":"ref22","volume-title":"Tri-Mode Ethernet MAC LogiCORE IP Product Guide (PG051), v9.0","year":"2023"},{"key":"ref23","volume-title":"IEEE Standard for Local and Metropolitan Area Networks\u2013Frame Replication and Elimination for Reliability","year":"2017"},{"key":"ref24","volume-title":"Intel Ethernet Controller I210 Datasheet, Revision Number: 3.7","year":"2021"},{"key":"ref25","volume-title":"Vivado Design Suite User Guide: Getting Started (UG910)","year":"2022"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2016.27"},{"issue":"1","key":"ref27","first-page":"1","article-title":"Equivalence between the urgency based shaper and asynchronous traffic shaping in time sensitive networking","volume":"9","author":"Boyer","year":"2024","journal-title":"Leibniz Trans. Embedded Syst."}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/6287639\/10380310\/10658978.pdf?arnumber=10658978","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,20]],"date-time":"2024-09-20T05:52:34Z","timestamp":1726811554000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10658978\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/access.2024.3451448","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024]]}}}