{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T15:23:50Z","timestamp":1772205830365,"version":"3.50.1"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100003836","name":"IC Design Education Center","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003836","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Leaders in INdustry-university Cooperation 3.0"},{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","award":["the Korean Government (MSIT) under Grant RS-2023-0"],"award-info":[{"award-number":["the Korean Government (MSIT) under Grant RS-2023-0"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2024]]},"DOI":"10.1109\/access.2024.3481472","type":"journal-article","created":{"date-parts":[[2024,10,16]],"date-time":"2024-10-16T18:04:50Z","timestamp":1729101890000},"page":"155119-155124","source":"Crossref","is-referenced-by-count":4,"title":["Comprehensive Hammering and Parasitic BJT Effects in Vertically Stacked DRAM"],"prefix":"10.1109","volume":"12","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-9256-4627","authenticated-orcid":false,"given":"Minki","family":"Suh","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, Gyeongsang National University (GNU), Jinju, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-5117-210X","authenticated-orcid":false,"given":"Minsang","family":"Ryu","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Gyeongsang National University (GNU), Jinju, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7830-9321","authenticated-orcid":false,"given":"Jonghyeon","family":"Ha","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Gyeongsang National University (GNU), Jinju, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-3198-6743","authenticated-orcid":false,"given":"Minji","family":"Bang","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Gyeongsang National University (GNU), Jinju, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-7408-978X","authenticated-orcid":false,"given":"Dabok","family":"Lee","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Gyeongsang National University (GNU), Jinju, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3031-0715","authenticated-orcid":false,"given":"Hojoon","family":"Lee","sequence":"additional","affiliation":[{"name":"Department of Reliability Technology Research and Development, Korea Automotive Technology Institute (KATECH), Cheonan, Chungcheongnam, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-0236-6698","authenticated-orcid":false,"given":"Hyunchul","family":"Sagong","sequence":"additional","affiliation":[{"name":"Department of Reliability Technology Research and Development, Korea Automotive Technology Institute (KATECH), Cheonan, Chungcheongnam, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7798-3381","authenticated-orcid":false,"given":"Jungsik","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Gyeongsang National University (GNU), Jinju, Republic of Korea"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.23919\/vlsitechnologyandcir57934.2023.10185290"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/isca.2014.6853210"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ted.2024.3367800"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/essderc.2011.6044197"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ted.2020.2967392"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/55.491826"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00032"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056057"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2005.04.059"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2019.2891260"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2023.3334763"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2002.1029773"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3060362"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2019.2897685"},{"key":"ref15","volume-title":"DDR4 SDRAM Specification","year":"2020"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/6287639\/10380310\/10719998.pdf?arnumber=10719998","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,27]],"date-time":"2024-11-27T03:26:33Z","timestamp":1732677993000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10719998\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/access.2024.3481472","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024]]}}}