{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T20:22:51Z","timestamp":1740169371265,"version":"3.37.3"},"reference-count":83,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100001866","name":"Fonds National de la Recherche","doi-asserted-by":"publisher","award":["C18\/IS\/12686210\/HyLIT"],"award-info":[{"award-number":["C18\/IS\/12686210\/HyLIT"]}],"id":[{"id":"10.13039\/501100001866","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2024]]},"DOI":"10.1109\/access.2024.3484013","type":"journal-article","created":{"date-parts":[[2024,10,21]],"date-time":"2024-10-21T17:22:04Z","timestamp":1729531324000},"page":"172581-172595","source":"Crossref","is-referenced-by-count":0,"title":["Efficient On-Chip Replication"],"prefix":"10.1109","volume":"12","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6364-4319","authenticated-orcid":false,"given":"In\u00eas Pinto","family":"Gouveia","sequence":"first","affiliation":[{"name":"RC3 Center, CEMSE Division, King Abdullah University of Science and Technology (KAUST), Thuwal, Saudi Arabia"}]},{"given":"Rafal","family":"Graczyk","sequence":"additional","affiliation":[{"name":"Interdisciplinary Centre for Security, Reliability and Trust, University of Luxembourg, Esch-sur-Alzette, Luxembourg"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8020-4446","authenticated-orcid":false,"given":"Marcus","family":"V\u00f6lp","sequence":"additional","affiliation":[{"name":"Interdisciplinary Centre for Security, Reliability and Trust, University of Luxembourg, Esch-sur-Alzette, Luxembourg"}]},{"given":"Paulo","family":"Esteves-Verissimo","sequence":"additional","affiliation":[{"name":"RC3 Center, CEMSE Division, King Abdullah University of Science and Technology (KAUST), Thuwal, Saudi Arabia"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.20533\/ijicr.2042.4655.2012.0034"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1755913.1755933"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-013-5367-y"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2901318.2901339"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1837915.1837919"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1189256.1189257"},{"key":"ref7","first-page":"4","article-title":"SafeDrive: Safe and recoverable extensions using language-based techniques","volume-title":"Proc. 7th USENIX Symp. Operating Syst. Design Implement.","volume":"7","author":"Zhou"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2013.6575328"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816010"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/17.2.117"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872371"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/224056.224059"},{"key":"ref13","first-page":"225","article-title":"Hardware enforcement of application security policies using tagged memory","volume-title":"Proc. OSDI","volume":"8","author":"Zeldovich"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3447786.3456257"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853201"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/EDCC.2006.7"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2517349.2522719"},{"key":"ref18","first-page":"59","article-title":"CuriOS: Improving reliability through operating system structure","volume-title":"Proc. 8th USENIX Conf. Operating Syst. Design Implement.","author":"David"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508251"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2016.12"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/319151.319162"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3212711.3212715"},{"key":"ref23","first-page":"2562","article-title":"Failure by design: Influence of the RTOS interface on memory fault resilience","volume-title":"INFORMATIK 2013\u2014Informatik angepasst an Mensch, Organisation und Umwelt","author":"Hoffmann","year":"2013"},{"key":"ref24","first-page":"684","article-title":"Route packets, not wires: On-chip interconnection networks","volume-title":"Proc. 38th Design Autom. Conf.","author":"Dally"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923415"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2009.934110"},{"key":"ref27","first-page":"480","article-title":"The reliable computing base: A paradigm for software-based reliability","volume-title":"INFORMATIK 2012","author":"Engel","year":"2012"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/j.cose.2022.102920"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.3390\/s21072329"},{"issue":"8","key":"ref30","first-page":"115","article-title":"Survey on virtual machine security","volume":"1","author":"Prabahar","year":"2012","journal-title":"Int. J. Adv. Res. Comput. Eng. Technol."},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/SECON.2013.6567516"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCRI.2016.19"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.35940\/ijitee.B8262.1210220"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.6028\/NIST.SP.800-125"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1016\/j.jnca.2016.08.016"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/aero.1996.495891"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-8157-6_18"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.1986.6312922"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.805821"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2019.00031"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2024.3445108"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-37795-6_20"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/3450964"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/42282.42283"},{"volume-title":"Decentralised fault-tolerant clock pulse generation in VLSI chips","year":"2010","author":"Schmid","key":"ref45"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/1478873.1478920"},{"key":"ref47","first-page":"173","article-title":"Practical Byzantine fault tolerance","volume-title":"Proc. 3rd USENIX Symp. Operating Syst. Design Implement.","volume":"99","author":"Castro"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.221"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/SRDS.2009.36"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/RELDIS.2004.1353018"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/bxs148"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/571637.571640"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2009.83"},{"key":"ref54","first-page":"287","article-title":"Diverse replication for single-machine Byzantine-fault tolerance","volume-title":"Proc. USENIX Annu. Tech. Conf.","author":"Chun"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1145\/1813654.1813655"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2011.5958251"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2014.25"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1002\/spe.2180"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1145\/3361525.3361550"},{"volume-title":"Architectural support for hypervisor-level intrusion tolerance in MPSoC","year":"2022","author":"Gouveia","key":"ref60"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/DSN-S58398.2023.00043"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1145\/1122480.1122497"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1145\/2168836.2168866"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1145\/1294261.1294280"},{"key":"ref65","first-page":"1","article-title":"TrInc: Small trusted hardware for large distributed systems","volume-title":"Proc. NSDI","volume":"9","author":"Levin"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1145\/224056.224058"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1145\/279227.279229"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/SRDS.2018.00037"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1145\/2380356.2380375"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1145\/2663165.2663321"},{"key":"ref71","first-page":"599","article-title":"Microsecond consensus for microsecond applications","volume-title":"Proc. 14th USENIX Symp. Operating Syst. Design Implement.","author":"Aguilera"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1145\/3293611.3331601"},{"volume-title":"Method and apparatus for protecting proprietary configuration data for programmable logic devices","year":"2003","author":"Trimberger","key":"ref73"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2331672"},{"key":"ref75","first-page":"156","article-title":"Developing tamper-resistant designs with ultrascale and ultrascale+ FPGAs","volume":"155","author":"Peterson","year":"2017"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44170.2019.9000145"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380646"},{"key":"ref78","first-page":"1803","article-title":"The unpatchable silicon: A full break of the bitstream encryption of Xilinx 7-series FPGAs","volume-title":"Proc. 29th USENIX Secur. Symp.","author":"Ender"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM53951.2022.9786118"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1145\/1866307.1866335"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2018.i3.44-68"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1145\/2332432.2332490"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1145\/357172.357176"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/6287639\/10380310\/10723296.pdf?arnumber=10723296","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,27]],"date-time":"2024-11-27T01:05:34Z","timestamp":1732669534000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10723296\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"references-count":83,"URL":"https:\/\/doi.org\/10.1109\/access.2024.3484013","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2024]]}}}