{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T10:46:24Z","timestamp":1775040384280,"version":"3.50.1"},"reference-count":51,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"funder":[{"name":"JSPS KAKENHI","award":["18K19778"],"award-info":[{"award-number":["18K19778"]}]},{"name":"JSPS KAKENHI","award":["23K18461"],"award-info":[{"award-number":["23K18461"]}]},{"name":"VLSI Design and Education Center (VDEC), The University of Tokyo with the collaboration with Cadence Corporation and Synopsys Corporation"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2024]]},"DOI":"10.1109\/access.2024.3493625","type":"journal-article","created":{"date-parts":[[2024,11,7]],"date-time":"2024-11-07T19:58:02Z","timestamp":1731009482000},"page":"165335-165347","source":"Crossref","is-referenced-by-count":4,"title":["CNFET-OCL: Open-Source Cell Libraries for Advanced CNFET Technologies"],"prefix":"10.1109","volume":"12","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3016-1628","authenticated-orcid":false,"given":"Chenlin","family":"Shi","sequence":"first","affiliation":[{"name":"Department of Computer and Network Engineering, The University of Electro-Communications, Chofu, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0315-3216","authenticated-orcid":false,"given":"Shinobu","family":"Miwa","sequence":"additional","affiliation":[{"name":"Department of Computer and Network Engineering, The University of Electro-Communications, Chofu, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5727-0541","authenticated-orcid":false,"given":"Tongxin","family":"Yang","sequence":"additional","affiliation":[{"name":"Department of Computer and Network Engineering, The University of Electro-Communications, Chofu, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ryota","family":"Shioya","sequence":"additional","affiliation":[{"name":"Department of Creative Informatics, Graduate School of Information Science and Technology, The University of Tokyo, Bunkyo, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2521-430X","authenticated-orcid":false,"given":"Hayato","family":"Yamaki","sequence":"additional","affiliation":[{"name":"Department of Computer and Network Engineering, The University of Electro-Communications, Chofu, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6257-7380","authenticated-orcid":false,"given":"Hiroki","family":"Honda","sequence":"additional","affiliation":[{"name":"Department of Computer and Network Engineering, The University of Electro-Communications, Chofu, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.3211123"},{"key":"ref2","volume-title":"International Roadmap for Devices and Systems 2018\u2014Beyond CMOS","year":"2018"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevApplied.2.034005"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2020442"},{"key":"ref5","volume-title":"IBM: Commercial Nanotube Transistors Are Coming Soon","author":"Simonite","year":"2014"},{"key":"ref6","volume-title":"VS-CNFET Model","year":"2021"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1126\/science.aaj1628"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IMTC.2009.5168580"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2019.104698"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2018.2871841"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-019-1493-8"},{"key":"ref12","doi-asserted-by":"crossref","DOI":"10.1016\/j.compeleceng.2020.106811","article-title":"A novel digital fuzzy system for image edge detection based on wrap-gate carbon nanotube transistors","volume":"87","author":"Bozorgmehr","year":"2020","journal-title":"Comput. Electr. Eng."},{"key":"ref13","doi-asserted-by":"crossref","DOI":"10.1016\/j.aeue.2020.153293","article-title":"A high-performance fully programmable membership function generator based on 10 nm gate-all-around CNTFETs","volume":"123","author":"Bozorgmehr","year":"2020","journal-title":"AEU-Int. J. Electron. Commun."},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717783"},{"key":"ref15","volume-title":"Variation-Aware Nanosystem Design Kit (NDK)","author":"Hill","year":"2015"},{"key":"ref16","volume-title":"High Performance Computing Lab","year":"2024"},{"key":"ref17","first-page":"763","article-title":"CNFET7: An open source cell library for 7 nm CNFET technology","volume-title":"Proc. 28th Asia South Pacific Design Autom. Conf. (ASP-DAC)","author":"Shi"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3334591"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/mc.2022.3174253"},{"key":"ref20","volume-title":"ASAP: Arizona State Predictive PDK","year":"2022"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3175500"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2015.7406983"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424295"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2010.2076323"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090741"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.909030"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2019.8824874"},{"issue":"3","key":"ref28","doi-asserted-by":"crossref","first-page":"605","DOI":"10.3390\/electronics13030605","article-title":"Full-custom 90 nm CNTFET process design kit: Characterization, modeling, and implementation","volume":"13","author":"Chen","year":"2024","journal-title":"Electronics"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/s12274-024-6583-8"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3047265"},{"key":"ref31","article-title":"Stanford virtual-source carbon nanotube field-effect transistors model","author":"Lee","year":"2015"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"ref33","doi-asserted-by":"crossref","first-page":"9430","DOI":"10.1016\/B0-08-043152-6\/01706-X","article-title":"ULSI scaling toward 10 nm gate-lengths: Challenges and opportunities","volume-title":"Encyclopedia of Materials: Science and Technology","author":"Taur","year":"2001"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2457424"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2918332"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2731162"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691172"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/SIECPC.2011.5876976"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/mse.2017.7945071"},{"key":"ref40","volume-title":"International Technology Roadmap for Semiconductors","year":"2013"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.66.075414"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1063\/1.1834982"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2007.382346"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838498"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2686426"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1016\/j.apsusc.2005.01.104"},{"key":"ref47","article-title":"Development of a predictive process design kit for15-nm FinFETs: FreePDK15","author":"Bhanushali","year":"2020","journal-title":"arXiv:2009.04600"},{"key":"ref48","article-title":"The EPFL combinational benchmark suite","volume-title":"Proc. 24th Int. Workshop Log. Synth. (IWLS)","author":"Amar\u00fa"},{"key":"ref49","volume-title":"OpenSPARC T2 Core Microarchitecture Specification","year":"2007"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1007\/BF03353670"},{"issue":"1","key":"ref51","first-page":"22","article-title":"Analysis of voltage controlled oscillator with 32 nm MOSFETDG-FINFET and CNFET","volume":"3","author":"Walunj","year":"2020","journal-title":"J. Adv. Res. Microelectron. VLSI"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/6287639\/10380310\/10746448.pdf?arnumber=10746448","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,27]],"date-time":"2024-11-27T14:50:05Z","timestamp":1732719005000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10746448\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"references-count":51,"URL":"https:\/\/doi.org\/10.1109\/access.2024.3493625","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024]]}}}