{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,22]],"date-time":"2026-10-22T15:18:46Z","timestamp":1792682326364,"version":"4.5.0"},"reference-count":169,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2024]]},"DOI":"10.1109\/access.2024.3511345","type":"journal-article","created":{"date-parts":[[2024,12,4]],"date-time":"2024-12-04T19:13:36Z","timestamp":1733339616000},"page":"182640-182662","source":"Crossref","is-referenced-by-count":11,"title":["Machine Learning for FPGA Electronic Design Automation"],"prefix":"10.1109","volume":"12","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2505-8965","authenticated-orcid":false,"given":"Armando","family":"Biscontini","sequence":"first","affiliation":[{"name":"Department Electrical and Electronic Engineering, University College Cork, Cork 21, Ireland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6813-5030","authenticated-orcid":false,"given":"E.","family":"Popovici","sequence":"additional","affiliation":[{"name":"Department Electrical and Electronic Engineering, University College Cork, Cork 21, Ireland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"A.","family":"Temko","sequence":"additional","affiliation":[{"name":"Department Electrical and Electronic Engineering, University College Cork, Cork 21, Ireland"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/jproc.2015.2392104"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.1998.658762"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/6.591665"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1002\/adma.202106886"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968305"},{"key":"ref6","volume-title":"Application-Specific Integrated Circuits","author":"Smith","year":"2003"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/delta.2008.14"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/vitecon.2019.8899550"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/360276.360294"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723140"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950443"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2023.3322358"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ACIT52158.2021.9548117"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.3390\/electronics12040935"},{"key":"ref15","article-title":"Unraveling the integration of deep machine learning in FPGA CAD flow: A concise survey and future insights","author":"Ghavami","year":"2023","journal-title":"arXiv:2303.10508"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-13074-8_16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1561\/1000000003"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2995854"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046220"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2006.1"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3024063"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2018.00040"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439294"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT47387.2019.00026"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-012-9096-8"},{"key":"ref26","volume-title":"Theory of Linear and Integer Programming","author":"Schrijver","year":"2011"},{"issue":"5","key":"ref27","first-page":"2349","article-title":"Heuristic and metaheuristic algorithms and their relevance to the real world: A survey","volume":"351","author":"Desale","year":"2015","journal-title":"Int. J. Comput. Eng. Res. Trends"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1126\/science.220.4598.671"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/2.294849"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MCI.2006.329691"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428014"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2834439"},{"key":"ref33","volume-title":"Synthesis and Optimization of Digital Circuits","author":"De Micheli","year":"1994"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1093\/oso\/9780198250791.003.0016"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ICEIEC.2017.8076614"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981084"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/3233244"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942075"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-63465-7_226"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/3388617"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1995.250012"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1995.242049"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/611817.611828"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/348019.348101"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847342"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44719-9_22"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714724"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116309"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/3495531"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2022.09.006"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/3570925"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/fpl.2019.00069"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/icsea.2007.12"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/dac18072.2020.9218674"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2015.2472007"},{"key":"ref56","article-title":"Deep Sets","author":"Zaheer","year":"2018","journal-title":"arXiv:1703.061143"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203844"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.23919\/date.2017.7927161"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1007\/bf00117832"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/asp-dac47756.2020.9045442"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/iccad.2015.7372592"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/ESLsyn.2014.6850383"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1007\/BF00116251"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-91608-4_52"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1145\/3511472"},{"key":"ref66","first-page":"918","article-title":"Adaptive threshold non-Pareto elimination: Re-thinking machine learning for system level design space exploration on FPGAs","volume-title":"Proc. Design, Autom. Test Eur. Conf. Exhib. (DATE)","author":"Meng"},{"issue":"1","key":"ref67","first-page":"3619","article-title":"\u03f5-PAL: An active learning approach to the multi-objective optimization problem","volume":"17","author":"Zuluaga","year":"2016","journal-title":"J. Mach. Learn. Res."},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1145\/1143844.1143980"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.2018.2870895"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942126"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/54.386007"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1287\/educ.1053.0020"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2018.00076"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1145\/3555047"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358322"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC52403.2022.9712550"},{"key":"ref77","article-title":"Optimizing design verification using machine learning: Doing better than random","author":"Hughes","year":"2019","journal-title":"arXiv:1909.13168"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW55747.2022.00021"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3320984"},{"key":"ref80","article-title":"RTLFixer: Automatically fixing RTL syntax errors with large language models","author":"Tsai","year":"2023","journal-title":"arXiv:2311.16543"},{"key":"ref81","article-title":"ReAct: Synergizing reasoning and acting in language models","author":"Yao","year":"2022","journal-title":"arXiv:2210.03629"},{"key":"ref82","article-title":"Retrieval-augmented generation for knowledge-intensive NLP tasks","author":"Lewis","year":"2020","journal-title":"arXiv:2005.11401"},{"key":"ref83","article-title":"HDLdebugger: Streamlining HDL debugging with large language models","author":"Yao","year":"2024","journal-title":"arXiv:2403.11671"},{"key":"ref84","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10137086"},{"key":"ref85","doi-asserted-by":"publisher","DOI":"10.1145\/3643681"},{"key":"ref86","article-title":"A comprehensive capability analysis of GPT-3 and GPT-3.5 series models","author":"Ye","year":"2023","journal-title":"arXiv:2303.10420"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473904"},{"key":"ref88","doi-asserted-by":"publisher","DOI":"10.1145\/3557988.3569713"},{"key":"ref89","first-page":"3149","article-title":"LightGBM: A highly efficient gradient boosting decision tree","volume-title":"Proc. 31st Int. Conf. Neural Inf. Process. Syst.","author":"Ke"},{"key":"ref90","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689081"},{"key":"ref91","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021747"},{"key":"ref92","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628092"},{"key":"ref93","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00020"},{"key":"ref94","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577302"},{"key":"ref95","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847336"},{"key":"ref96","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774632"},{"key":"ref97","first-page":"15476","article-title":"BOSS: Bayesian optimization over string spaces","volume-title":"Proc. 34th Int. Conf. Neural Inf. Process. Syst.","author":"Moss"},{"key":"ref98","first-page":"419","article-title":"Text classification using string kernels","volume":"2","author":"Lodhi","year":"2002","journal-title":"J. Mach. Learn. Res."},{"key":"ref99","volume-title":"ABC: A Simple System for Sequential Synthesis and Verification","year":"2024"},{"key":"ref100","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3226668"},{"key":"ref101","first-page":"127","article-title":"Active learning with clustering","volume-title":"Proc. Act. Learn. Exp. Design Workshop Conjunct. AISTATS, JMLR Workshop Conf.","author":"Bod\u00f3"},{"key":"ref102","doi-asserted-by":"publisher","DOI":"10.1145\/3380446.3430622"},{"key":"ref103","doi-asserted-by":"publisher","DOI":"10.1109\/asp-dac47756.2020.9045559"},{"key":"ref104","first-page":"1928","article-title":"Asynchronous methods for deep reinforcement learning","volume-title":"Proc. The 33rd Int. Conf. Mach. Learn.","author":"Mnih"},{"key":"ref105","doi-asserted-by":"publisher","DOI":"10.1145\/3566097.3567894"},{"key":"ref106","article-title":"Proximal policy optimization algorithms","author":"Schulman","year":"2017","journal-title":"arXiv:1707.06347"},{"key":"ref107","doi-asserted-by":"publisher","DOI":"10.1109\/icfpt56656.2022.9974330"},{"key":"ref108","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415615"},{"key":"ref109","doi-asserted-by":"publisher","DOI":"10.1109\/iccad51958.2021.9643530"},{"key":"ref110","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942145"},{"key":"ref111","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.1953.6371932"},{"key":"ref112","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW52791.2021.00026"},{"key":"ref113","first-page":"1","article-title":"A flat timing-driven placement flow for modern FPGAs","volume-title":"Proc. 56th ACM\/IEEE Design Autom. Conf. (DAC)","author":"Martin"},{"key":"ref114","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI55532.2022.9893251"},{"key":"ref115","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203880"},{"key":"ref116","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980084"},{"key":"ref117","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00079"},{"key":"ref118","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.825865"},{"key":"ref119","doi-asserted-by":"publisher","DOI":"10.1145\/1231956.1231963"},{"key":"ref120","doi-asserted-by":"publisher","DOI":"10.1145\/3465373"},{"key":"ref121","doi-asserted-by":"publisher","DOI":"10.1145\/3373269"},{"key":"ref122","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD52597.2021.9531243"},{"key":"ref123","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2015.36"},{"key":"ref124","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2018.8704066"},{"key":"ref125","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2729349"},{"key":"ref126","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD48534.2019.9142079"},{"key":"ref127","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT51103.2020.00021"},{"key":"ref128","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3109863"},{"key":"ref129","doi-asserted-by":"publisher","DOI":"10.1109\/FPL60245.2023.00018"},{"key":"ref130","article-title":"OpenAI gym","author":"Brockman","year":"2016","journal-title":"arXiv:1606.01540"},{"key":"ref131","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD55463.2022.9900091"},{"key":"ref132","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM57271.2023.00057"},{"key":"ref133","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM57271.2023.00016"},{"key":"ref134","doi-asserted-by":"publisher","DOI":"10.1109\/FPL53798.2021.00070"},{"key":"ref135","doi-asserted-by":"publisher","DOI":"10.1109\/FPL57034.2022.00050"},{"key":"ref136","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT52863.2021.9609935"},{"key":"ref137","doi-asserted-by":"publisher","DOI":"10.1109\/ICICS52457.2021.9464626"},{"key":"ref138","doi-asserted-by":"publisher","DOI":"10.1145\/2068716.2068718"},{"key":"ref139","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT47387.2019.00010"},{"key":"ref140","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412117"},{"key":"ref141","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645548"},{"key":"ref142","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927201"},{"key":"ref143","volume-title":"HDLBits","year":"2024"},{"key":"ref144","article-title":"Revisiting VerilogEval: Newer LLMs, in-context learning, and specification-to-RTL tasks","author":"Pinckney","year":"2024","journal-title":"arXiv:2408.11053"},{"key":"ref145","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541637"},{"key":"ref146","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2014.6983050"},{"key":"ref147","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645830"},{"key":"ref148","volume-title":"PolyBench\/C\u2014Homepage of Louis-No\u00ebl Pouchet","year":"2024"},{"key":"ref149","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174255"},{"key":"ref150","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2014.2320556"},{"key":"ref151","doi-asserted-by":"publisher","DOI":"10.1109\/fpt.2016.7929519"},{"key":"ref152","volume-title":"Logic Synthesis and Optimization Benchmarks User Guide: Version 3.0","author":"Yang","year":"1991"},{"key":"ref153","volume-title":"The ISCAS \u201985 Benchmark Circuits and Netlist Format","author":"Bryan","year":"2024"},{"key":"ref154","doi-asserted-by":"publisher","DOI":"10.1109\/54.785838"},{"key":"ref155","doi-asserted-by":"publisher","DOI":"10.1109\/iscas.1989.100747"},{"key":"ref156","volume-title":"IWLS 2005 Benchmarks","year":"2024"},{"key":"ref157","first-page":"1","article-title":"The EPFL combinational benchmark suite","volume-title":"Proc. 24th Int. Workshop Log. Synthesis (IWLS)","author":"Amar\u00fa"},{"key":"ref158","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2021.3096794"},{"key":"ref159","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"key":"ref160","doi-asserted-by":"publisher","DOI":"10.1109\/fpl.2013.6645503"},{"key":"ref161","doi-asserted-by":"publisher","DOI":"10.1109\/fpl53798.2021.00068"},{"key":"ref162","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2023.3272582"},{"key":"ref163","volume-title":"Benchmarks-Verilog-to-Routing 8.1.0-dev Documentation","year":"2024"},{"key":"ref164","volume-title":"Guelph FPGA CAD Group\u2014Benchmarks","year":"2024"},{"key":"ref165","volume-title":"ISPD 2016 Contest: FPGA Placement","year":"2024"},{"key":"ref166","volume-title":"ISPD 2017 Contest: Clock-Aware FPGA Placement","year":"2024"},{"key":"ref167","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-19-1412-6_16"},{"key":"ref168","doi-asserted-by":"publisher","DOI":"10.1109\/msp.2017.2765202"},{"key":"ref169","article-title":"A survey of large language models","author":"Xin Zhao","year":"2023","journal-title":"arXiv:2303.18223"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/6287639\/10380310\/10776975.pdf?arnumber=10776975","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,12]],"date-time":"2024-12-12T06:37:52Z","timestamp":1733985472000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10776975\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"references-count":169,"URL":"https:\/\/doi.org\/10.1109\/access.2024.3511345","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024]]}}}